zara
/
zephyr
mirror of https://github.com/zephyrproject-rtos/zephyr
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
Browse Source

snippets: nordic-flpr: Fix nRF54LM20A memory layout 

Fixes wrongly set memory space for FLPR core.

Signed-off-by: Karol Lasończyk <karol.lasonczyk@nordicsemi.no>
pull/85254/merge
Karol Lasończyk 1 week ago committed by Daniel DeGrasse
parent
713c7ac1f8
commit
cd42555ea6
1 changed files with 10 additions and 5 deletions
Whitespace
Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL
Unified View
Diff Options
Show Stats Download Patch File Download Diff File
  1. 15
      snippets/nordic-flpr/soc/nrf54lm20a_cpuapp.overlay

15
snippets/nordic-flpr/soc/nrf54lm20a_cpuapp.overlay
Unescape View File

@ -9,22 +9,27 @@
#address-cells = <1>; #address-cells = <1>;
#size-cells = <1>; #size-cells = <1>;
cpuflpr_code_partition: image@1ed000 { cpuflpr_code_partition: image@1e5000 {
/* FLPR core code partition */ /* FLPR core code partition */
reg = <0x1ed000 DT_SIZE_K(64)>; reg = <0x1e5000 DT_SIZE_K(96)>;
}; };
}; };
cpuflpr_sram_code_data: memory@2006fc00 { cpuflpr_sram_code_data: memory@20067c00 {
compatible = "mmio-sram"; compatible = "mmio-sram";
reg = <0x2006fc00 DT_SIZE_K(64)>; reg = <0x20067c00 DT_SIZE_K(96)>;
#address-cells = <1>; #address-cells = <1>;
#size-cells = <1>; #size-cells = <1>;
ranges = <0x0 0x2006fc00 0x10000>; ranges = <0x0 0x20067c00 DT_SIZE_K(96)>;
}; };
}; };
}; };
&cpuapp_sram {
reg = <0x20000000 DT_SIZE_K(415)>;
ranges = <0x0 0x20000000 DT_SIZE_K(415)>;
};
&uart30 { &uart30 {
status = "reserved"; status = "reserved";
}; };

Write Preview
Loading…
Cancel
Save