|
|
|
@ -18,111 +18,111 @@
@@ -18,111 +18,111 @@
|
|
|
|
|
|
|
|
|
|
/* Enumeration of enabled in device tree Clock, uses for indexing clock info table */ |
|
|
|
|
enum { |
|
|
|
|
#if DT_NODE_HAS_STATUS(DT_NODELABEL(clk_imo), okay) |
|
|
|
|
#if DT_NODE_HAS_STATUS_OKAY(DT_NODELABEL(clk_imo)) |
|
|
|
|
INFINEON_CAT1_CLOCK_IMO, |
|
|
|
|
#endif |
|
|
|
|
|
|
|
|
|
#if DT_NODE_HAS_STATUS(DT_NODELABEL(clk_iho), okay) |
|
|
|
|
#if DT_NODE_HAS_STATUS_OKAY(DT_NODELABEL(clk_iho)) |
|
|
|
|
INFINEON_CAT1_CLOCK_IHO, |
|
|
|
|
#endif |
|
|
|
|
|
|
|
|
|
#if DT_NODE_HAS_STATUS(DT_NODELABEL(path_mux0), okay) |
|
|
|
|
#if DT_NODE_HAS_STATUS_OKAY(DT_NODELABEL(path_mux0)) |
|
|
|
|
INFINEON_CAT1_CLOCK_PATHMUX0, |
|
|
|
|
#endif |
|
|
|
|
|
|
|
|
|
#if DT_NODE_HAS_STATUS(DT_NODELABEL(path_mux1), okay) |
|
|
|
|
#if DT_NODE_HAS_STATUS_OKAY(DT_NODELABEL(path_mux1)) |
|
|
|
|
INFINEON_CAT1_CLOCK_PATHMUX1, |
|
|
|
|
#endif |
|
|
|
|
|
|
|
|
|
#if DT_NODE_HAS_STATUS(DT_NODELABEL(path_mux2), okay) |
|
|
|
|
#if DT_NODE_HAS_STATUS_OKAY(DT_NODELABEL(path_mux2)) |
|
|
|
|
INFINEON_CAT1_CLOCK_PATHMUX2, |
|
|
|
|
#endif |
|
|
|
|
|
|
|
|
|
#if DT_NODE_HAS_STATUS(DT_NODELABEL(path_mux3), okay) |
|
|
|
|
#if DT_NODE_HAS_STATUS_OKAY(DT_NODELABEL(path_mux3)) |
|
|
|
|
INFINEON_CAT1_CLOCK_PATHMUX3, |
|
|
|
|
#endif |
|
|
|
|
|
|
|
|
|
#if DT_NODE_HAS_STATUS(DT_NODELABEL(path_mux4), okay) |
|
|
|
|
#if DT_NODE_HAS_STATUS_OKAY(DT_NODELABEL(path_mux4)) |
|
|
|
|
INFINEON_CAT1_CLOCK_PATHMUX4, |
|
|
|
|
#endif |
|
|
|
|
|
|
|
|
|
#if DT_NODE_HAS_STATUS(DT_NODELABEL(clk_hf0), okay) |
|
|
|
|
#if DT_NODE_HAS_STATUS_OKAY(DT_NODELABEL(clk_hf0)) |
|
|
|
|
INFINEON_CAT1_CLOCK_HF0, |
|
|
|
|
#endif |
|
|
|
|
|
|
|
|
|
#if DT_NODE_HAS_STATUS(DT_NODELABEL(clk_hf1), okay) |
|
|
|
|
#if DT_NODE_HAS_STATUS_OKAY(DT_NODELABEL(clk_hf1)) |
|
|
|
|
INFINEON_CAT1_CLOCK_HF1, |
|
|
|
|
#endif |
|
|
|
|
|
|
|
|
|
#if DT_NODE_HAS_STATUS(DT_NODELABEL(clk_hf2), okay) |
|
|
|
|
#if DT_NODE_HAS_STATUS_OKAY(DT_NODELABEL(clk_hf2)) |
|
|
|
|
INFINEON_CAT1_CLOCK_HF2, |
|
|
|
|
#endif |
|
|
|
|
|
|
|
|
|
#if DT_NODE_HAS_STATUS(DT_NODELABEL(clk_hf3), okay) |
|
|
|
|
#if DT_NODE_HAS_STATUS_OKAY(DT_NODELABEL(clk_hf3)) |
|
|
|
|
INFINEON_CAT1_CLOCK_HF3, |
|
|
|
|
#endif |
|
|
|
|
|
|
|
|
|
#if DT_NODE_HAS_STATUS(DT_NODELABEL(clk_hf4), okay) |
|
|
|
|
#if DT_NODE_HAS_STATUS_OKAY(DT_NODELABEL(clk_hf4)) |
|
|
|
|
INFINEON_CAT1_CLOCK_HF4, |
|
|
|
|
#endif |
|
|
|
|
|
|
|
|
|
#if DT_NODE_HAS_STATUS(DT_NODELABEL(clk_hf5), okay) |
|
|
|
|
#if DT_NODE_HAS_STATUS_OKAY(DT_NODELABEL(clk_hf5)) |
|
|
|
|
INFINEON_CAT1_CLOCK_HF5, |
|
|
|
|
#endif |
|
|
|
|
|
|
|
|
|
#if DT_NODE_HAS_STATUS(DT_NODELABEL(clk_hf6), okay) |
|
|
|
|
#if DT_NODE_HAS_STATUS_OKAY(DT_NODELABEL(clk_hf6)) |
|
|
|
|
INFINEON_CAT1_CLOCK_HF6, |
|
|
|
|
#endif |
|
|
|
|
|
|
|
|
|
#if DT_NODE_HAS_STATUS(DT_NODELABEL(clk_hf7), okay) |
|
|
|
|
#if DT_NODE_HAS_STATUS_OKAY(DT_NODELABEL(clk_hf7)) |
|
|
|
|
INFINEON_CAT1_CLOCK_HF7, |
|
|
|
|
#endif |
|
|
|
|
|
|
|
|
|
#if DT_NODE_HAS_STATUS(DT_NODELABEL(clk_hf8), okay) |
|
|
|
|
#if DT_NODE_HAS_STATUS_OKAY(DT_NODELABEL(clk_hf8)) |
|
|
|
|
INFINEON_CAT1_CLOCK_HF8, |
|
|
|
|
#endif |
|
|
|
|
|
|
|
|
|
#if DT_NODE_HAS_STATUS(DT_NODELABEL(clk_hf9), okay) |
|
|
|
|
#if DT_NODE_HAS_STATUS_OKAY(DT_NODELABEL(clk_hf9)) |
|
|
|
|
INFINEON_CAT1_CLOCK_HF9, |
|
|
|
|
#endif |
|
|
|
|
|
|
|
|
|
#if DT_NODE_HAS_STATUS(DT_NODELABEL(clk_hf10), okay) |
|
|
|
|
#if DT_NODE_HAS_STATUS_OKAY(DT_NODELABEL(clk_hf10)) |
|
|
|
|
INFINEON_CAT1_CLOCK_HF10, |
|
|
|
|
#endif |
|
|
|
|
|
|
|
|
|
#if DT_NODE_HAS_STATUS(DT_NODELABEL(clk_hf11), okay) |
|
|
|
|
#if DT_NODE_HAS_STATUS_OKAY(DT_NODELABEL(clk_hf11)) |
|
|
|
|
INFINEON_CAT1_CLOCK_HF11, |
|
|
|
|
#endif |
|
|
|
|
|
|
|
|
|
#if DT_NODE_HAS_STATUS(DT_NODELABEL(clk_hf12), okay) |
|
|
|
|
#if DT_NODE_HAS_STATUS_OKAY(DT_NODELABEL(clk_hf12)) |
|
|
|
|
INFINEON_CAT1_CLOCK_HF12, |
|
|
|
|
#endif |
|
|
|
|
|
|
|
|
|
#if DT_NODE_HAS_STATUS(DT_NODELABEL(clk_hf13), okay) |
|
|
|
|
#if DT_NODE_HAS_STATUS_OKAY(DT_NODELABEL(clk_hf13)) |
|
|
|
|
INFINEON_CAT1_CLOCK_HF13, |
|
|
|
|
#endif |
|
|
|
|
|
|
|
|
|
#if DT_NODE_HAS_STATUS(DT_NODELABEL(clk_fast), okay) |
|
|
|
|
#if DT_NODE_HAS_STATUS_OKAY(DT_NODELABEL(clk_fast)) |
|
|
|
|
INFINEON_CAT1_CLOCK_FAST, |
|
|
|
|
#endif |
|
|
|
|
|
|
|
|
|
#if DT_NODE_HAS_STATUS(DT_NODELABEL(clk_slow), okay) |
|
|
|
|
#if DT_NODE_HAS_STATUS_OKAY(DT_NODELABEL(clk_slow)) |
|
|
|
|
INFINEON_CAT1_CLOCK_SLOW, |
|
|
|
|
#endif |
|
|
|
|
|
|
|
|
|
#if DT_NODE_HAS_STATUS(DT_NODELABEL(clk_peri), okay) |
|
|
|
|
#if DT_NODE_HAS_STATUS_OKAY(DT_NODELABEL(clk_peri)) |
|
|
|
|
INFINEON_CAT1_CLOCK_PERI, |
|
|
|
|
#endif |
|
|
|
|
|
|
|
|
|
#if DT_NODE_HAS_STATUS(DT_NODELABEL(pll0), okay) |
|
|
|
|
#if DT_NODE_HAS_STATUS_OKAY(DT_NODELABEL(pll0)) |
|
|
|
|
INFINEON_CAT1_CLOCK_PLL0, |
|
|
|
|
#endif |
|
|
|
|
|
|
|
|
|
#if DT_NODE_HAS_STATUS(DT_NODELABEL(pll1), okay) |
|
|
|
|
#if DT_NODE_HAS_STATUS_OKAY(DT_NODELABEL(pll1)) |
|
|
|
|
INFINEON_CAT1_CLOCK_PLL1, |
|
|
|
|
#endif |
|
|
|
|
|
|
|
|
|
#if DT_NODE_HAS_STATUS(DT_NODELABEL(fll0), okay) |
|
|
|
|
#if DT_NODE_HAS_STATUS_OKAY(DT_NODELABEL(fll0)) |
|
|
|
|
INFINEON_CAT1_CLOCK_FLL0, |
|
|
|
|
#endif |
|
|
|
|
|
|
|
|
@ -142,111 +142,111 @@ struct infineon_cat1_clock_info_t {
@@ -142,111 +142,111 @@ struct infineon_cat1_clock_info_t {
|
|
|
|
|
static struct infineon_cat1_clock_info_t |
|
|
|
|
clock_info_table[INFINEON_CAT1_ENABLED_CLOCK_COUNT] = { |
|
|
|
|
/* We always have IMO */ |
|
|
|
|
#if DT_NODE_HAS_STATUS(DT_NODELABEL(clk_imo), okay) |
|
|
|
|
#if DT_NODE_HAS_STATUS_OKAY(DT_NODELABEL(clk_imo)) |
|
|
|
|
[INFINEON_CAT1_CLOCK_IMO] = { .dt_ord = DT_DEP_ORD(DT_NODELABEL(clk_imo)) }, |
|
|
|
|
#endif |
|
|
|
|
|
|
|
|
|
#if DT_NODE_HAS_STATUS(DT_NODELABEL(clk_iho), okay) |
|
|
|
|
#if DT_NODE_HAS_STATUS_OKAY(DT_NODELABEL(clk_iho)) |
|
|
|
|
[INFINEON_CAT1_CLOCK_IHO] = { .dt_ord = DT_DEP_ORD(DT_NODELABEL(clk_iho)) }, |
|
|
|
|
#endif |
|
|
|
|
|
|
|
|
|
#if DT_NODE_HAS_STATUS(DT_NODELABEL(path_mux0), okay) |
|
|
|
|
#if DT_NODE_HAS_STATUS_OKAY(DT_NODELABEL(path_mux0)) |
|
|
|
|
[INFINEON_CAT1_CLOCK_PATHMUX0] = { .dt_ord = DT_DEP_ORD(DT_NODELABEL(path_mux0)) }, |
|
|
|
|
#endif |
|
|
|
|
|
|
|
|
|
#if DT_NODE_HAS_STATUS(DT_NODELABEL(path_mux1), okay) |
|
|
|
|
#if DT_NODE_HAS_STATUS_OKAY(DT_NODELABEL(path_mux1)) |
|
|
|
|
[INFINEON_CAT1_CLOCK_PATHMUX1] = { .dt_ord = DT_DEP_ORD(DT_NODELABEL(path_mux1)) }, |
|
|
|
|
#endif |
|
|
|
|
|
|
|
|
|
#if DT_NODE_HAS_STATUS(DT_NODELABEL(path_mux2), okay) |
|
|
|
|
#if DT_NODE_HAS_STATUS_OKAY(DT_NODELABEL(path_mux2)) |
|
|
|
|
[INFINEON_CAT1_CLOCK_PATHMUX2] = { .dt_ord = DT_DEP_ORD(DT_NODELABEL(path_mux2)) }, |
|
|
|
|
#endif |
|
|
|
|
|
|
|
|
|
#if DT_NODE_HAS_STATUS(DT_NODELABEL(path_mux3), okay) |
|
|
|
|
#if DT_NODE_HAS_STATUS_OKAY(DT_NODELABEL(path_mux3)) |
|
|
|
|
[INFINEON_CAT1_CLOCK_PATHMUX3] = { .dt_ord = DT_DEP_ORD(DT_NODELABEL(path_mux3)) }, |
|
|
|
|
#endif |
|
|
|
|
|
|
|
|
|
#if DT_NODE_HAS_STATUS(DT_NODELABEL(path_mux4), okay) |
|
|
|
|
#if DT_NODE_HAS_STATUS_OKAY(DT_NODELABEL(path_mux4)) |
|
|
|
|
[INFINEON_CAT1_CLOCK_PATHMUX4] = { .dt_ord = DT_DEP_ORD(DT_NODELABEL(path_mux4)) }, |
|
|
|
|
#endif |
|
|
|
|
|
|
|
|
|
#if DT_NODE_HAS_STATUS(DT_NODELABEL(clk_hf0), okay) |
|
|
|
|
#if DT_NODE_HAS_STATUS_OKAY(DT_NODELABEL(clk_hf0)) |
|
|
|
|
[INFINEON_CAT1_CLOCK_HF0] = { .dt_ord = DT_DEP_ORD(DT_NODELABEL(clk_hf0)) }, |
|
|
|
|
#endif |
|
|
|
|
|
|
|
|
|
#if DT_NODE_HAS_STATUS(DT_NODELABEL(clk_hf1), okay) |
|
|
|
|
#if DT_NODE_HAS_STATUS_OKAY(DT_NODELABEL(clk_hf1)) |
|
|
|
|
[INFINEON_CAT1_CLOCK_HF1] = { .dt_ord = DT_DEP_ORD(DT_NODELABEL(clk_hf1)) }, |
|
|
|
|
#endif |
|
|
|
|
|
|
|
|
|
#if DT_NODE_HAS_STATUS(DT_NODELABEL(clk_hf2), okay) |
|
|
|
|
#if DT_NODE_HAS_STATUS_OKAY(DT_NODELABEL(clk_hf2)) |
|
|
|
|
[INFINEON_CAT1_CLOCK_HF2] = { .dt_ord = DT_DEP_ORD(DT_NODELABEL(clk_hf2)) }, |
|
|
|
|
#endif |
|
|
|
|
|
|
|
|
|
#if DT_NODE_HAS_STATUS(DT_NODELABEL(clk_hf3), okay) |
|
|
|
|
#if DT_NODE_HAS_STATUS_OKAY(DT_NODELABEL(clk_hf3)) |
|
|
|
|
[INFINEON_CAT1_CLOCK_HF3] = { .dt_ord = DT_DEP_ORD(DT_NODELABEL(clk_hf3)) }, |
|
|
|
|
#endif |
|
|
|
|
|
|
|
|
|
#if DT_NODE_HAS_STATUS(DT_NODELABEL(clk_hf4), okay) |
|
|
|
|
#if DT_NODE_HAS_STATUS_OKAY(DT_NODELABEL(clk_hf4)) |
|
|
|
|
[INFINEON_CAT1_CLOCK_HF4] = { .dt_ord = DT_DEP_ORD(DT_NODELABEL(clk_hf4)) }, |
|
|
|
|
#endif |
|
|
|
|
|
|
|
|
|
#if DT_NODE_HAS_STATUS(DT_NODELABEL(clk_hf5), okay) |
|
|
|
|
#if DT_NODE_HAS_STATUS_OKAY(DT_NODELABEL(clk_hf5)) |
|
|
|
|
[INFINEON_CAT1_CLOCK_HF5] = { .dt_ord = DT_DEP_ORD(DT_NODELABEL(clk_hf5)) }, |
|
|
|
|
#endif |
|
|
|
|
|
|
|
|
|
#if DT_NODE_HAS_STATUS(DT_NODELABEL(clk_hf6), okay) |
|
|
|
|
#if DT_NODE_HAS_STATUS_OKAY(DT_NODELABEL(clk_hf6)) |
|
|
|
|
[INFINEON_CAT1_CLOCK_HF6] = { .dt_ord = DT_DEP_ORD(DT_NODELABEL(clk_hf6)) }, |
|
|
|
|
#endif |
|
|
|
|
|
|
|
|
|
#if DT_NODE_HAS_STATUS(DT_NODELABEL(clk_hf7), okay) |
|
|
|
|
#if DT_NODE_HAS_STATUS_OKAY(DT_NODELABEL(clk_hf7)) |
|
|
|
|
[INFINEON_CAT1_CLOCK_HF7] = { .dt_ord = DT_DEP_ORD(DT_NODELABEL(clk_hf7)) }, |
|
|
|
|
#endif |
|
|
|
|
|
|
|
|
|
#if DT_NODE_HAS_STATUS(DT_NODELABEL(clk_hf8), okay) |
|
|
|
|
#if DT_NODE_HAS_STATUS_OKAY(DT_NODELABEL(clk_hf8)) |
|
|
|
|
[INFINEON_CAT1_CLOCK_HF8] = { .dt_ord = DT_DEP_ORD(DT_NODELABEL(clk_hf8)) }, |
|
|
|
|
#endif |
|
|
|
|
|
|
|
|
|
#if DT_NODE_HAS_STATUS(DT_NODELABEL(clk_hf9), okay) |
|
|
|
|
#if DT_NODE_HAS_STATUS_OKAY(DT_NODELABEL(clk_hf9)) |
|
|
|
|
[INFINEON_CAT1_CLOCK_HF9] = { .dt_ord = DT_DEP_ORD(DT_NODELABEL(clk_hf9)) }, |
|
|
|
|
#endif |
|
|
|
|
|
|
|
|
|
#if DT_NODE_HAS_STATUS(DT_NODELABEL(clk_hf10), okay) |
|
|
|
|
#if DT_NODE_HAS_STATUS_OKAY(DT_NODELABEL(clk_hf10)) |
|
|
|
|
[INFINEON_CAT1_CLOCK_HF10] = { .dt_ord = DT_DEP_ORD(DT_NODELABEL(clk_hf10)) }, |
|
|
|
|
#endif |
|
|
|
|
|
|
|
|
|
#if DT_NODE_HAS_STATUS(DT_NODELABEL(clk_hf11), okay) |
|
|
|
|
#if DT_NODE_HAS_STATUS_OKAY(DT_NODELABEL(clk_hf11)) |
|
|
|
|
[INFINEON_CAT1_CLOCK_HF11] = { .dt_ord = DT_DEP_ORD(DT_NODELABEL(clk_hf11)) }, |
|
|
|
|
#endif |
|
|
|
|
|
|
|
|
|
#if DT_NODE_HAS_STATUS(DT_NODELABEL(clk_hf12), okay) |
|
|
|
|
#if DT_NODE_HAS_STATUS_OKAY(DT_NODELABEL(clk_hf12)) |
|
|
|
|
[INFINEON_CAT1_CLOCK_HF12] = { .dt_ord = DT_DEP_ORD(DT_NODELABEL(clk_hf12)) }, |
|
|
|
|
#endif |
|
|
|
|
|
|
|
|
|
#if DT_NODE_HAS_STATUS(DT_NODELABEL(clk_hf13), okay) |
|
|
|
|
#if DT_NODE_HAS_STATUS_OKAY(DT_NODELABEL(clk_hf13)) |
|
|
|
|
[INFINEON_CAT1_CLOCK_HF13] = { .dt_ord = DT_DEP_ORD(DT_NODELABEL(clk_hf13)) }, |
|
|
|
|
#endif |
|
|
|
|
|
|
|
|
|
#if DT_NODE_HAS_STATUS(DT_NODELABEL(clk_fast), okay) |
|
|
|
|
#if DT_NODE_HAS_STATUS_OKAY(DT_NODELABEL(clk_fast)) |
|
|
|
|
[INFINEON_CAT1_CLOCK_FAST] = { .dt_ord = DT_DEP_ORD(DT_NODELABEL(clk_fast)) }, |
|
|
|
|
#endif |
|
|
|
|
|
|
|
|
|
#if DT_NODE_HAS_STATUS(DT_NODELABEL(clk_slow), okay) |
|
|
|
|
#if DT_NODE_HAS_STATUS_OKAY(DT_NODELABEL(clk_slow)) |
|
|
|
|
[INFINEON_CAT1_CLOCK_SLOW] = { .dt_ord = DT_DEP_ORD(DT_NODELABEL(clk_slow)) }, |
|
|
|
|
#endif |
|
|
|
|
|
|
|
|
|
#if DT_NODE_HAS_STATUS(DT_NODELABEL(clk_peri), okay) |
|
|
|
|
#if DT_NODE_HAS_STATUS_OKAY(DT_NODELABEL(clk_peri)) |
|
|
|
|
[INFINEON_CAT1_CLOCK_PERI] = { .dt_ord = DT_DEP_ORD(DT_NODELABEL(clk_peri)) }, |
|
|
|
|
#endif |
|
|
|
|
|
|
|
|
|
#if DT_NODE_HAS_STATUS(DT_NODELABEL(pll0), okay) |
|
|
|
|
#if DT_NODE_HAS_STATUS_OKAY(DT_NODELABEL(pll0)) |
|
|
|
|
[INFINEON_CAT1_CLOCK_PLL0] = { .dt_ord = DT_DEP_ORD(DT_NODELABEL(pll0)) }, |
|
|
|
|
#endif |
|
|
|
|
|
|
|
|
|
#if DT_NODE_HAS_STATUS(DT_NODELABEL(pll1), okay) |
|
|
|
|
#if DT_NODE_HAS_STATUS_OKAY(DT_NODELABEL(pll1)) |
|
|
|
|
[INFINEON_CAT1_CLOCK_PLL1] = { .dt_ord = DT_DEP_ORD(DT_NODELABEL(pll1)) }, |
|
|
|
|
#endif |
|
|
|
|
|
|
|
|
|
#if DT_NODE_HAS_STATUS(DT_NODELABEL(fll0), okay) |
|
|
|
|
#if DT_NODE_HAS_STATUS_OKAY(DT_NODELABEL(fll0)) |
|
|
|
|
[INFINEON_CAT1_CLOCK_FLL0] = { .dt_ord = DT_DEP_ORD(DT_NODELABEL(fll0)) }, |
|
|
|
|
#endif |
|
|
|
|
}; |
|
|
|
@ -326,7 +326,7 @@ static cyhal_clock_t *_get_hal_obj_from_ord(uint32_t dt_ord)
@@ -326,7 +326,7 @@ static cyhal_clock_t *_get_hal_obj_from_ord(uint32_t dt_ord)
|
|
|
|
|
return ret_obj; |
|
|
|
|
} |
|
|
|
|
|
|
|
|
|
#if DT_NODE_HAS_STATUS(DT_NODELABEL(dpll_hp), okay) |
|
|
|
|
#if DT_NODE_HAS_STATUS_OKAY(DT_NODELABEL(dpll_hp)) |
|
|
|
|
__WEAK void cycfg_ClockStartupError(uint32_t error) |
|
|
|
|
{ |
|
|
|
|
(void)error; /* Suppress the compiler warning */ |
|
|
|
@ -390,25 +390,25 @@ static int clock_control_infineon_cat1_init(const struct device *dev)
@@ -390,25 +390,25 @@ static int clock_control_infineon_cat1_init(const struct device *dev)
|
|
|
|
|
uint32 clock_div; |
|
|
|
|
|
|
|
|
|
/* Configure IMO */ |
|
|
|
|
#if DT_NODE_HAS_STATUS(DT_NODELABEL(clk_imo), okay) |
|
|
|
|
#if DT_NODE_HAS_STATUS_OKAY(DT_NODELABEL(clk_imo)) |
|
|
|
|
clock_obj = &clock_info_table[INFINEON_CAT1_CLOCK_IMO].obj; |
|
|
|
|
if (cyhal_clock_get(clock_obj, &CYHAL_CLOCK_RSC_IMO)) { |
|
|
|
|
return -EIO; |
|
|
|
|
} |
|
|
|
|
#endif |
|
|
|
|
#if DT_NODE_HAS_STATUS(DT_NODELABEL(clk_iho), okay) |
|
|
|
|
#if DT_NODE_HAS_STATUS_OKAY(DT_NODELABEL(clk_iho)) |
|
|
|
|
clock_obj = &clock_info_table[INFINEON_CAT1_CLOCK_IHO].obj; |
|
|
|
|
if (cyhal_clock_get(clock_obj, &CYHAL_CLOCK_RSC_IHO)) { |
|
|
|
|
return -EIO; |
|
|
|
|
} |
|
|
|
|
#endif |
|
|
|
|
#if !DT_NODE_HAS_STATUS(DT_NODELABEL(clk_imo), okay) && \ |
|
|
|
|
!DT_NODE_HAS_STATUS(DT_NODELABEL(clk_iho), okay) |
|
|
|
|
#if !DT_NODE_HAS_STATUS_OKAY(DT_NODELABEL(clk_imo)) && \ |
|
|
|
|
!DT_NODE_HAS_STATUS_OKAY(DT_NODELABEL(clk_iho)) |
|
|
|
|
#error "IMO clock or IHO clock must be enabled" |
|
|
|
|
#endif |
|
|
|
|
|
|
|
|
|
/* Configure the PathMux[0] to source defined in tree device 'path_mux0' node */ |
|
|
|
|
#if DT_NODE_HAS_STATUS(DT_NODELABEL(path_mux0), okay) |
|
|
|
|
#if DT_NODE_HAS_STATUS_OKAY(DT_NODELABEL(path_mux0)) |
|
|
|
|
clock_obj = &clock_info_table[INFINEON_CAT1_CLOCK_PATHMUX0].obj; |
|
|
|
|
clock_source_obj = _get_hal_obj_from_ord(GET_CLK_SOURCE_ORD(path_mux0)); |
|
|
|
|
|
|
|
|
@ -418,7 +418,7 @@ static int clock_control_infineon_cat1_init(const struct device *dev)
@@ -418,7 +418,7 @@ static int clock_control_infineon_cat1_init(const struct device *dev)
|
|
|
|
|
#endif |
|
|
|
|
|
|
|
|
|
/* Configure the PathMux[1] to source defined in tree device 'path_mux1' node */ |
|
|
|
|
#if DT_NODE_HAS_STATUS(DT_NODELABEL(path_mux1), okay) |
|
|
|
|
#if DT_NODE_HAS_STATUS_OKAY(DT_NODELABEL(path_mux1)) |
|
|
|
|
clock_obj = &clock_info_table[INFINEON_CAT1_CLOCK_PATHMUX1].obj; |
|
|
|
|
clock_source_obj = _get_hal_obj_from_ord(GET_CLK_SOURCE_ORD(path_mux1)); |
|
|
|
|
|
|
|
|
@ -428,7 +428,7 @@ static int clock_control_infineon_cat1_init(const struct device *dev)
@@ -428,7 +428,7 @@ static int clock_control_infineon_cat1_init(const struct device *dev)
|
|
|
|
|
#endif |
|
|
|
|
|
|
|
|
|
/* Configure the PathMux[2] to source defined in tree device 'path_mux2' node */ |
|
|
|
|
#if DT_NODE_HAS_STATUS(DT_NODELABEL(path_mux2), okay) |
|
|
|
|
#if DT_NODE_HAS_STATUS_OKAY(DT_NODELABEL(path_mux2)) |
|
|
|
|
clock_obj = &clock_info_table[INFINEON_CAT1_CLOCK_PATHMUX2].obj; |
|
|
|
|
clock_source_obj = _get_hal_obj_from_ord(GET_CLK_SOURCE_ORD(path_mux2)); |
|
|
|
|
|
|
|
|
@ -438,7 +438,7 @@ static int clock_control_infineon_cat1_init(const struct device *dev)
@@ -438,7 +438,7 @@ static int clock_control_infineon_cat1_init(const struct device *dev)
|
|
|
|
|
#endif |
|
|
|
|
|
|
|
|
|
/* Configure the PathMux[3] to source defined in tree device 'path_mux3' node */ |
|
|
|
|
#if DT_NODE_HAS_STATUS(DT_NODELABEL(path_mux3), okay) |
|
|
|
|
#if DT_NODE_HAS_STATUS_OKAY(DT_NODELABEL(path_mux3)) |
|
|
|
|
clock_obj = &clock_info_table[INFINEON_CAT1_CLOCK_PATHMUX3].obj; |
|
|
|
|
clock_source_obj = _get_hal_obj_from_ord(GET_CLK_SOURCE_ORD(path_mux3)); |
|
|
|
|
|
|
|
|
@ -448,7 +448,7 @@ static int clock_control_infineon_cat1_init(const struct device *dev)
@@ -448,7 +448,7 @@ static int clock_control_infineon_cat1_init(const struct device *dev)
|
|
|
|
|
#endif |
|
|
|
|
|
|
|
|
|
/* Configure the PathMux[4] to source defined in tree device 'path_mux4' node */ |
|
|
|
|
#if DT_NODE_HAS_STATUS(DT_NODELABEL(path_mux4), okay) |
|
|
|
|
#if DT_NODE_HAS_STATUS_OKAY(DT_NODELABEL(path_mux4)) |
|
|
|
|
clock_obj = &clock_info_table[INFINEON_CAT1_CLOCK_PATHMUX4].obj; |
|
|
|
|
clock_source_obj = _get_hal_obj_from_ord(GET_CLK_SOURCE_ORD(path_mux4)); |
|
|
|
|
|
|
|
|
@ -458,7 +458,7 @@ static int clock_control_infineon_cat1_init(const struct device *dev)
@@ -458,7 +458,7 @@ static int clock_control_infineon_cat1_init(const struct device *dev)
|
|
|
|
|
#endif |
|
|
|
|
|
|
|
|
|
/* Configure FLL0 */ |
|
|
|
|
#if DT_NODE_HAS_STATUS(DT_NODELABEL(fll0), okay) |
|
|
|
|
#if DT_NODE_HAS_STATUS_OKAY(DT_NODELABEL(fll0)) |
|
|
|
|
clock_obj = &clock_info_table[INFINEON_CAT1_CLOCK_FLL0].obj; |
|
|
|
|
frequency = DT_PROP(DT_NODELABEL(fll0), clock_frequency); |
|
|
|
|
|
|
|
|
@ -470,7 +470,7 @@ static int clock_control_infineon_cat1_init(const struct device *dev)
@@ -470,7 +470,7 @@ static int clock_control_infineon_cat1_init(const struct device *dev)
|
|
|
|
|
#endif |
|
|
|
|
|
|
|
|
|
/* Configure PLL0 */ |
|
|
|
|
#if DT_NODE_HAS_STATUS(DT_NODELABEL(pll0), okay) |
|
|
|
|
#if DT_NODE_HAS_STATUS_OKAY(DT_NODELABEL(pll0)) |
|
|
|
|
clock_obj = &clock_info_table[INFINEON_CAT1_CLOCK_PLL0].obj; |
|
|
|
|
frequency = DT_PROP(DT_NODELABEL(pll0), clock_frequency); |
|
|
|
|
|
|
|
|
@ -483,7 +483,7 @@ static int clock_control_infineon_cat1_init(const struct device *dev)
@@ -483,7 +483,7 @@ static int clock_control_infineon_cat1_init(const struct device *dev)
|
|
|
|
|
#endif |
|
|
|
|
|
|
|
|
|
/* Configure PLL1 */ |
|
|
|
|
#if DT_NODE_HAS_STATUS(DT_NODELABEL(pll1), okay) |
|
|
|
|
#if DT_NODE_HAS_STATUS_OKAY(DT_NODELABEL(pll1)) |
|
|
|
|
clock_obj = &clock_info_table[INFINEON_CAT1_CLOCK_PLL1].obj; |
|
|
|
|
frequency = DT_PROP(DT_NODELABEL(pll1), clock_frequency); |
|
|
|
|
|
|
|
|
@ -495,7 +495,7 @@ static int clock_control_infineon_cat1_init(const struct device *dev)
@@ -495,7 +495,7 @@ static int clock_control_infineon_cat1_init(const struct device *dev)
|
|
|
|
|
#endif |
|
|
|
|
|
|
|
|
|
/* Configure the HF[0] to source defined in tree device 'clk_hf0' node */ |
|
|
|
|
#if DT_NODE_HAS_STATUS(DT_NODELABEL(clk_hf0), okay) |
|
|
|
|
#if DT_NODE_HAS_STATUS_OKAY(DT_NODELABEL(clk_hf0)) |
|
|
|
|
clock_obj = &clock_info_table[INFINEON_CAT1_CLOCK_HF0].obj; |
|
|
|
|
clock_source_obj = _get_hal_obj_from_ord(GET_CLK_SOURCE_ORD(clk_hf0)); |
|
|
|
|
clock_div = DT_PROP(DT_NODELABEL(clk_hf0), clock_div); |
|
|
|
@ -506,7 +506,7 @@ static int clock_control_infineon_cat1_init(const struct device *dev)
@@ -506,7 +506,7 @@ static int clock_control_infineon_cat1_init(const struct device *dev)
|
|
|
|
|
#endif |
|
|
|
|
|
|
|
|
|
/* Configure the HF[1] to source defined in tree device 'clk_hf1' node */ |
|
|
|
|
#if DT_NODE_HAS_STATUS(DT_NODELABEL(clk_hf1), okay) |
|
|
|
|
#if DT_NODE_HAS_STATUS_OKAY(DT_NODELABEL(clk_hf1)) |
|
|
|
|
clock_obj = &clock_info_table[INFINEON_CAT1_CLOCK_HF1].obj; |
|
|
|
|
clock_source_obj = _get_hal_obj_from_ord(GET_CLK_SOURCE_ORD(clk_hf1)); |
|
|
|
|
clock_div = DT_PROP(DT_NODELABEL(clk_hf1), clock_div); |
|
|
|
@ -517,7 +517,7 @@ static int clock_control_infineon_cat1_init(const struct device *dev)
@@ -517,7 +517,7 @@ static int clock_control_infineon_cat1_init(const struct device *dev)
|
|
|
|
|
#endif |
|
|
|
|
|
|
|
|
|
/* Configure the HF[2] to source defined in tree device 'clk_hf2' node */ |
|
|
|
|
#if DT_NODE_HAS_STATUS(DT_NODELABEL(clk_hf2), okay) |
|
|
|
|
#if DT_NODE_HAS_STATUS_OKAY(DT_NODELABEL(clk_hf2)) |
|
|
|
|
clock_obj = &clock_info_table[INFINEON_CAT1_CLOCK_HF2].obj; |
|
|
|
|
clock_source_obj = _get_hal_obj_from_ord(GET_CLK_SOURCE_ORD(clk_hf2)); |
|
|
|
|
clock_div = DT_PROP(DT_NODELABEL(clk_hf2), clock_div); |
|
|
|
@ -528,7 +528,7 @@ static int clock_control_infineon_cat1_init(const struct device *dev)
@@ -528,7 +528,7 @@ static int clock_control_infineon_cat1_init(const struct device *dev)
|
|
|
|
|
#endif |
|
|
|
|
|
|
|
|
|
/* Configure the HF[3] to source defined in tree device 'clk_hf3' node */ |
|
|
|
|
#if DT_NODE_HAS_STATUS(DT_NODELABEL(clk_hf3), okay) |
|
|
|
|
#if DT_NODE_HAS_STATUS_OKAY(DT_NODELABEL(clk_hf3)) |
|
|
|
|
clock_obj = &clock_info_table[INFINEON_CAT1_CLOCK_HF3].obj; |
|
|
|
|
clock_source_obj = _get_hal_obj_from_ord(GET_CLK_SOURCE_ORD(clk_hf3)); |
|
|
|
|
clock_div = DT_PROP(DT_NODELABEL(clk_hf3), clock_div); |
|
|
|
@ -539,7 +539,7 @@ static int clock_control_infineon_cat1_init(const struct device *dev)
@@ -539,7 +539,7 @@ static int clock_control_infineon_cat1_init(const struct device *dev)
|
|
|
|
|
#endif |
|
|
|
|
|
|
|
|
|
/* Configure the HF[4] to source defined in tree device 'clk_hf4' node */ |
|
|
|
|
#if DT_NODE_HAS_STATUS(DT_NODELABEL(clk_hf4), okay) |
|
|
|
|
#if DT_NODE_HAS_STATUS_OKAY(DT_NODELABEL(clk_hf4)) |
|
|
|
|
clock_obj = &clock_info_table[INFINEON_CAT1_CLOCK_HF4].obj; |
|
|
|
|
clock_source_obj = _get_hal_obj_from_ord(GET_CLK_SOURCE_ORD(clk_hf4)); |
|
|
|
|
clock_div = DT_PROP(DT_NODELABEL(clk_hf4), clock_div); |
|
|
|
@ -550,7 +550,7 @@ static int clock_control_infineon_cat1_init(const struct device *dev)
@@ -550,7 +550,7 @@ static int clock_control_infineon_cat1_init(const struct device *dev)
|
|
|
|
|
#endif |
|
|
|
|
|
|
|
|
|
/* Configure the HF[5] to source defined in tree device 'clk_hf5' node */ |
|
|
|
|
#if DT_NODE_HAS_STATUS(DT_NODELABEL(clk_hf5), okay) |
|
|
|
|
#if DT_NODE_HAS_STATUS_OKAY(DT_NODELABEL(clk_hf5)) |
|
|
|
|
clock_obj = &clock_info_table[INFINEON_CAT1_CLOCK_HF5].obj; |
|
|
|
|
clock_source_obj = _get_hal_obj_from_ord(GET_CLK_SOURCE_ORD(clk_hf5)); |
|
|
|
|
clock_div = DT_PROP(DT_NODELABEL(clk_hf5), clock_div); |
|
|
|
@ -561,7 +561,7 @@ static int clock_control_infineon_cat1_init(const struct device *dev)
@@ -561,7 +561,7 @@ static int clock_control_infineon_cat1_init(const struct device *dev)
|
|
|
|
|
#endif |
|
|
|
|
|
|
|
|
|
/* Configure the HF[6] to source defined in tree device 'clk_hf6' node */ |
|
|
|
|
#if DT_NODE_HAS_STATUS(DT_NODELABEL(clk_hf6), okay) |
|
|
|
|
#if DT_NODE_HAS_STATUS_OKAY(DT_NODELABEL(clk_hf6)) |
|
|
|
|
clock_obj = &clock_info_table[INFINEON_CAT1_CLOCK_HF6].obj; |
|
|
|
|
clock_source_obj = _get_hal_obj_from_ord(GET_CLK_SOURCE_ORD(clk_hf6)); |
|
|
|
|
clock_div = DT_PROP(DT_NODELABEL(clk_hf6), clock_div); |
|
|
|
@ -572,7 +572,7 @@ static int clock_control_infineon_cat1_init(const struct device *dev)
@@ -572,7 +572,7 @@ static int clock_control_infineon_cat1_init(const struct device *dev)
|
|
|
|
|
#endif |
|
|
|
|
|
|
|
|
|
/* Configure the HF[7] to source defined in tree device 'clk_hf7' node */ |
|
|
|
|
#if DT_NODE_HAS_STATUS(DT_NODELABEL(clk_hf7), okay) |
|
|
|
|
#if DT_NODE_HAS_STATUS_OKAY(DT_NODELABEL(clk_hf7)) |
|
|
|
|
clock_obj = &clock_info_table[INFINEON_CAT1_CLOCK_HF7].obj; |
|
|
|
|
clock_source_obj = _get_hal_obj_from_ord(GET_CLK_SOURCE_ORD(clk_hf7)); |
|
|
|
|
clock_div = DT_PROP(DT_NODELABEL(clk_hf7), clock_div); |
|
|
|
@ -583,7 +583,7 @@ static int clock_control_infineon_cat1_init(const struct device *dev)
@@ -583,7 +583,7 @@ static int clock_control_infineon_cat1_init(const struct device *dev)
|
|
|
|
|
#endif |
|
|
|
|
|
|
|
|
|
/* Configure the HF[8] to source defined in tree device 'clk_hf8' node */ |
|
|
|
|
#if DT_NODE_HAS_STATUS(DT_NODELABEL(clk_hf8), okay) |
|
|
|
|
#if DT_NODE_HAS_STATUS_OKAY(DT_NODELABEL(clk_hf8)) |
|
|
|
|
clock_obj = &clock_info_table[INFINEON_CAT1_CLOCK_HF8].obj; |
|
|
|
|
clock_source_obj = _get_hal_obj_from_ord(GET_CLK_SOURCE_ORD(clk_hf8)); |
|
|
|
|
clock_div = DT_PROP(DT_NODELABEL(clk_hf8), clock_div); |
|
|
|
@ -594,7 +594,7 @@ static int clock_control_infineon_cat1_init(const struct device *dev)
@@ -594,7 +594,7 @@ static int clock_control_infineon_cat1_init(const struct device *dev)
|
|
|
|
|
#endif |
|
|
|
|
|
|
|
|
|
/* Configure the HF[9] to source defined in tree device 'clk_hf9' node */ |
|
|
|
|
#if DT_NODE_HAS_STATUS(DT_NODELABEL(clk_hf9), okay) |
|
|
|
|
#if DT_NODE_HAS_STATUS_OKAY(DT_NODELABEL(clk_hf9)) |
|
|
|
|
clock_obj = &clock_info_table[INFINEON_CAT1_CLOCK_HF9].obj; |
|
|
|
|
clock_source_obj = _get_hal_obj_from_ord(GET_CLK_SOURCE_ORD(clk_hf9)); |
|
|
|
|
clock_div = DT_PROP(DT_NODELABEL(clk_hf9), clock_div); |
|
|
|
@ -605,7 +605,7 @@ static int clock_control_infineon_cat1_init(const struct device *dev)
@@ -605,7 +605,7 @@ static int clock_control_infineon_cat1_init(const struct device *dev)
|
|
|
|
|
#endif |
|
|
|
|
|
|
|
|
|
/* Configure the HF[10] to source defined in tree device 'clk_hf10' node */ |
|
|
|
|
#if DT_NODE_HAS_STATUS(DT_NODELABEL(clk_hf10), okay) |
|
|
|
|
#if DT_NODE_HAS_STATUS_OKAY(DT_NODELABEL(clk_hf10)) |
|
|
|
|
clock_obj = &clock_info_table[INFINEON_CAT1_CLOCK_HF10].obj; |
|
|
|
|
clock_source_obj = _get_hal_obj_from_ord(GET_CLK_SOURCE_ORD(clk_hf10)); |
|
|
|
|
clock_div = DT_PROP(DT_NODELABEL(clk_hf10), clock_div); |
|
|
|
@ -616,7 +616,7 @@ static int clock_control_infineon_cat1_init(const struct device *dev)
@@ -616,7 +616,7 @@ static int clock_control_infineon_cat1_init(const struct device *dev)
|
|
|
|
|
#endif |
|
|
|
|
|
|
|
|
|
/* Configure the HF[11] to source defined in tree device 'clk_hf11' node */ |
|
|
|
|
#if DT_NODE_HAS_STATUS(DT_NODELABEL(clk_hf11), okay) |
|
|
|
|
#if DT_NODE_HAS_STATUS_OKAY(DT_NODELABEL(clk_hf11)) |
|
|
|
|
clock_obj = &clock_info_table[INFINEON_CAT1_CLOCK_HF11].obj; |
|
|
|
|
clock_source_obj = _get_hal_obj_from_ord(GET_CLK_SOURCE_ORD(clk_hf11)); |
|
|
|
|
clock_div = DT_PROP(DT_NODELABEL(clk_hf11), clock_div); |
|
|
|
@ -627,7 +627,7 @@ static int clock_control_infineon_cat1_init(const struct device *dev)
@@ -627,7 +627,7 @@ static int clock_control_infineon_cat1_init(const struct device *dev)
|
|
|
|
|
#endif |
|
|
|
|
|
|
|
|
|
/* Configure the HF[12] to source defined in tree device 'clk_hf12' node */ |
|
|
|
|
#if DT_NODE_HAS_STATUS(DT_NODELABEL(clk_hf12), okay) |
|
|
|
|
#if DT_NODE_HAS_STATUS_OKAY(DT_NODELABEL(clk_hf12)) |
|
|
|
|
clock_obj = &clock_info_table[INFINEON_CAT1_CLOCK_HF12].obj; |
|
|
|
|
clock_source_obj = _get_hal_obj_from_ord(GET_CLK_SOURCE_ORD(clk_hf12)); |
|
|
|
|
clock_div = DT_PROP(DT_NODELABEL(clk_hf12), clock_div); |
|
|
|
@ -638,7 +638,7 @@ static int clock_control_infineon_cat1_init(const struct device *dev)
@@ -638,7 +638,7 @@ static int clock_control_infineon_cat1_init(const struct device *dev)
|
|
|
|
|
#endif |
|
|
|
|
|
|
|
|
|
/* Configure the HF[13] to source defined in tree device 'clk_hf13' node */ |
|
|
|
|
#if DT_NODE_HAS_STATUS(DT_NODELABEL(clk_hf13), okay) |
|
|
|
|
#if DT_NODE_HAS_STATUS_OKAY(DT_NODELABEL(clk_hf13)) |
|
|
|
|
clock_obj = &clock_info_table[INFINEON_CAT1_CLOCK_HF13].obj; |
|
|
|
|
clock_source_obj = _get_hal_obj_from_ord(GET_CLK_SOURCE_ORD(clk_hf13)); |
|
|
|
|
clock_div = DT_PROP(DT_NODELABEL(clk_hf13), clock_div); |
|
|
|
@ -649,7 +649,7 @@ static int clock_control_infineon_cat1_init(const struct device *dev)
@@ -649,7 +649,7 @@ static int clock_control_infineon_cat1_init(const struct device *dev)
|
|
|
|
|
#endif |
|
|
|
|
|
|
|
|
|
/* Configure the clock fast to source defined in tree device 'clk_fast' node */ |
|
|
|
|
#if DT_NODE_HAS_STATUS(DT_NODELABEL(clk_fast), okay) |
|
|
|
|
#if DT_NODE_HAS_STATUS_OKAY(DT_NODELABEL(clk_fast)) |
|
|
|
|
clock_obj = &clock_info_table[INFINEON_CAT1_CLOCK_FAST].obj; |
|
|
|
|
clock_div = DT_PROP(DT_NODELABEL(clk_fast), clock_div); |
|
|
|
|
|
|
|
|
@ -663,7 +663,7 @@ static int clock_control_infineon_cat1_init(const struct device *dev)
@@ -663,7 +663,7 @@ static int clock_control_infineon_cat1_init(const struct device *dev)
|
|
|
|
|
#endif |
|
|
|
|
|
|
|
|
|
/* Configure the clock peri to source defined in tree device 'clk_peri' node */ |
|
|
|
|
#if DT_NODE_HAS_STATUS(DT_NODELABEL(clk_peri), okay) |
|
|
|
|
#if DT_NODE_HAS_STATUS_OKAY(DT_NODELABEL(clk_peri)) |
|
|
|
|
clock_obj = &clock_info_table[INFINEON_CAT1_CLOCK_PERI].obj; |
|
|
|
|
clock_div = DT_PROP(DT_NODELABEL(clk_peri), clock_div); |
|
|
|
|
|
|
|
|
@ -677,7 +677,7 @@ static int clock_control_infineon_cat1_init(const struct device *dev)
@@ -677,7 +677,7 @@ static int clock_control_infineon_cat1_init(const struct device *dev)
|
|
|
|
|
#endif |
|
|
|
|
|
|
|
|
|
/* Configure the clock slow to source defined in tree device 'clk_slow' node */ |
|
|
|
|
#if DT_NODE_HAS_STATUS(DT_NODELABEL(clk_slow), okay) |
|
|
|
|
#if DT_NODE_HAS_STATUS_OKAY(DT_NODELABEL(clk_slow)) |
|
|
|
|
clock_obj = &clock_info_table[INFINEON_CAT1_CLOCK_SLOW].obj; |
|
|
|
|
clock_div = DT_PROP(DT_NODELABEL(clk_slow), clock_div); |
|
|
|
|
|
|
|
|
@ -690,7 +690,7 @@ static int clock_control_infineon_cat1_init(const struct device *dev)
@@ -690,7 +690,7 @@ static int clock_control_infineon_cat1_init(const struct device *dev)
|
|
|
|
|
} |
|
|
|
|
#endif |
|
|
|
|
|
|
|
|
|
#if DT_NODE_HAS_STATUS(DT_NODELABEL(dpll_hp), okay) |
|
|
|
|
#if DT_NODE_HAS_STATUS_OKAY(DT_NODELABEL(dpll_hp)) |
|
|
|
|
Cy_SysClk_Dpll_Hp0_Init(); |
|
|
|
|
SystemCoreClockUpdate(); |
|
|
|
|
#endif |
|
|
|
@ -713,7 +713,7 @@ static const struct clock_control_driver_api clock_control_infineon_cat1_api = {
@@ -713,7 +713,7 @@ static const struct clock_control_driver_api clock_control_infineon_cat1_api = {
|
|
|
|
|
.off = clock_control_infineon_cat_on_off |
|
|
|
|
}; |
|
|
|
|
|
|
|
|
|
#if DT_NODE_HAS_STATUS(DT_NODELABEL(clk_imo), okay) |
|
|
|
|
#if DT_NODE_HAS_STATUS_OKAY(DT_NODELABEL(clk_imo)) |
|
|
|
|
DEVICE_DT_DEFINE(DT_NODELABEL(clk_imo), |
|
|
|
|
clock_control_infineon_cat1_init, |
|
|
|
|
NULL, |
|
|
|
@ -723,7 +723,7 @@ DEVICE_DT_DEFINE(DT_NODELABEL(clk_imo),
@@ -723,7 +723,7 @@ DEVICE_DT_DEFINE(DT_NODELABEL(clk_imo),
|
|
|
|
|
CONFIG_CLOCK_CONTROL_INIT_PRIORITY, |
|
|
|
|
&clock_control_infineon_cat1_api); |
|
|
|
|
#endif |
|
|
|
|
#if DT_NODE_HAS_STATUS(DT_NODELABEL(clk_iho), okay) |
|
|
|
|
#if DT_NODE_HAS_STATUS_OKAY(DT_NODELABEL(clk_iho)) |
|
|
|
|
DEVICE_DT_DEFINE(DT_NODELABEL(clk_iho), |
|
|
|
|
clock_control_infineon_cat1_init, |
|
|
|
|
NULL, |
|
|
|
|