Browse Source

soc: andestech: ae350: support 2 PLIC instances (PLIC, PLIC-SW)

Andes AE350 integrates 2 PLICs in the platfrom, one for external interrupt
and another for IPI. Adusted Kconfig for total IRQ numbers and support 2
aggregators in the 2nd level interrupt controller.

Signed-off-by: Jimmy Zheng <jimmyzhe@andestech.com>
pull/80299/head
Jimmy Zheng 9 months ago committed by Carles Cufí
parent
commit
f4fe84e112
  1. 8
      soc/andestech/ae350/Kconfig.defconfig

8
soc/andestech/ae350/Kconfig.defconfig

@ -30,11 +30,17 @@ config 2ND_LVL_ISR_TBL_OFFSET
config 2ND_LVL_INTR_00_OFFSET config 2ND_LVL_INTR_00_OFFSET
default 11 default 11
config 2ND_LVL_INTR_01_OFFSET
default 3
config MAX_IRQ_PER_AGGREGATOR config MAX_IRQ_PER_AGGREGATOR
default 52 default 52
config NUM_2ND_LEVEL_AGGREGATORS
default 2
config NUM_IRQS config NUM_IRQS
default 64 default 116
choice CACHE_TYPE choice CACHE_TYPE
default EXTERNAL_CACHE default EXTERNAL_CACHE

Loading…
Cancel
Save