Browse Source
This commit adds support for the SiFive Freedom U740 SoC for the Zephyr Hardware Model v2. Signed-off-by: Filip Kokosinski <fkokosinski@antmicro.com>pull/69687/head
14 changed files with 41 additions and 70 deletions
@ -1,5 +1,6 @@ |
|||||||
# SPDX-License-Identifier: Apache-2.0 |
# SPDX-License-Identifier: Apache-2.0 |
||||||
|
|
||||||
zephyr_sources(clock.c) |
zephyr_sources(clock.c) |
||||||
|
zephyr_include_directories(.) |
||||||
|
|
||||||
set(SOC_LINKER_SCRIPT ${ZEPHYR_BASE}/include/zephyr/arch/riscv/common/linker.ld CACHE INTERNAL "") |
set(SOC_LINKER_SCRIPT ${ZEPHYR_BASE}/include/zephyr/arch/riscv/common/linker.ld CACHE INTERNAL "") |
@ -0,0 +1,19 @@ |
|||||||
|
# Copyright (c) 2024 Antmicro <www.antmicro.com> |
||||||
|
# SPDX-License-Identifier: Apache-2.0 |
||||||
|
|
||||||
|
config SOC_SERIES_SIFIVE_FREEDOM_FU700 |
||||||
|
bool |
||||||
|
|
||||||
|
# RISC-V options |
||||||
|
select RISCV |
||||||
|
select RISCV_PRIVILEGED |
||||||
|
select RISCV_HAS_PLIC |
||||||
|
select RISCV_ISA_RV64I |
||||||
|
select RISCV_ISA_EXT_M |
||||||
|
select RISCV_ISA_EXT_A |
||||||
|
select RISCV_ISA_EXT_C |
||||||
|
select RISCV_ISA_EXT_ZICSR |
||||||
|
select RISCV_ISA_EXT_ZIFENCEI |
||||||
|
|
||||||
|
select INCLUDE_RESET_VECTOR |
||||||
|
select 64BIT |
@ -0,0 +1,16 @@ |
|||||||
|
# Copyright (c) 2024 Antmicro <www.antmicro.com> |
||||||
|
# SPDX-License-Identifier: Apache-2.0 |
||||||
|
|
||||||
|
config SOC_SERIES_SIFIVE_FREEDOM_FU700 |
||||||
|
bool |
||||||
|
select SOC_FAMILY_SIFIVE_FREEDOM |
||||||
|
|
||||||
|
config SOC_SERIES |
||||||
|
default "fu700" if SOC_SERIES_SIFIVE_FREEDOM_FU700 |
||||||
|
|
||||||
|
config SOC_SIFIVE_FREEDOM_FU740 |
||||||
|
bool |
||||||
|
select SOC_SERIES_SIFIVE_FREEDOM_FU700 |
||||||
|
|
||||||
|
config SOC |
||||||
|
default "fu740" if SOC_SIFIVE_FREEDOM_FU740 |
@ -1,15 +0,0 @@ |
|||||||
# Copyright (c) 2024 Nordic Semiconductor ASA |
|
||||||
# SPDX-License-Identifier: Apache-2.0 |
|
||||||
|
|
||||||
config SOC_FAMILY_SIFIVE_FREEDOM |
|
||||||
bool |
|
||||||
|
|
||||||
if SOC_FAMILY_SIFIVE_FREEDOM |
|
||||||
|
|
||||||
config SOC_FAMILY |
|
||||||
string |
|
||||||
default "sifive_freedom" |
|
||||||
|
|
||||||
source "soc/soc_legacy/riscv/sifive_freedom/*/Kconfig.soc" |
|
||||||
|
|
||||||
endif # SOC_FAMILY_SIFIVE_FREEDOM |
|
@ -1,4 +0,0 @@ |
|||||||
# Copyright (c) 2024 Nordic Semiconductor ASA |
|
||||||
# SPDX-License-Identifier: Apache-2.0 |
|
||||||
|
|
||||||
source "soc/soc_legacy/riscv/sifive_freedom/*/Kconfig.defconfig.series" |
|
@ -1,4 +0,0 @@ |
|||||||
# Copyright (c) 2024 Nordic Semiconductor ASA |
|
||||||
# SPDX-License-Identifier: Apache-2.0 |
|
||||||
|
|
||||||
source "soc/soc_legacy/riscv/sifive_freedom/*/Kconfig.series" |
|
@ -1,5 +0,0 @@ |
|||||||
# Copyright (c) 2017 Jean-Paul Etienne <fractalclone@gmail.com> |
|
||||||
# SPDX-License-Identifier: Apache-2.0 |
|
||||||
|
|
||||||
config SOC |
|
||||||
default "u740" if SOC_SIFIVE_FREEDOM_U740 |
|
@ -1,13 +0,0 @@ |
|||||||
# RISCV_SIFIVE_FREEDOM SOC implementation |
|
||||||
|
|
||||||
# Copyright (c) 2017 Jean-Paul Etienne <fractalclone@gmail.com> |
|
||||||
# SPDX-License-Identifier: Apache-2.0 |
|
||||||
|
|
||||||
config SOC_SERIES_SIFIVE_FREEDOM_U700 |
|
||||||
bool "SiFive Freedom SOC U700 implementation" |
|
||||||
select RISCV |
|
||||||
select RISCV_PRIVILEGED |
|
||||||
select RISCV_HAS_PLIC |
|
||||||
select SOC_FAMILY_SIFIVE_FREEDOM |
|
||||||
help |
|
||||||
Enable support for SiFive Freedom U700 SOC |
|
@ -1,22 +0,0 @@ |
|||||||
# RISCV_SIFIVE_FREEDOM SOC configuration options |
|
||||||
|
|
||||||
# Copyright (c) 2017 Jean-Paul Etienne <fractalclone@gmail.com> |
|
||||||
# SPDX-License-Identifier: Apache-2.0 |
|
||||||
|
|
||||||
choice |
|
||||||
prompt "SiFive Freedom SOC implementation" |
|
||||||
depends on SOC_SERIES_SIFIVE_FREEDOM_U700 |
|
||||||
|
|
||||||
config SOC_SIFIVE_FREEDOM_U740 |
|
||||||
bool "SiFive Freedom U740 SOC implementation" |
|
||||||
select ATOMIC_OPERATIONS_C |
|
||||||
select INCLUDE_RESET_VECTOR |
|
||||||
select 64BIT |
|
||||||
select RISCV_ISA_RV64I |
|
||||||
select RISCV_ISA_EXT_M |
|
||||||
select RISCV_ISA_EXT_A |
|
||||||
select RISCV_ISA_EXT_C |
|
||||||
select RISCV_ISA_EXT_ZICSR |
|
||||||
select RISCV_ISA_EXT_ZIFENCEI |
|
||||||
|
|
||||||
endchoice |
|
Loading…
Reference in new issue