Browse Source
Move and convert to HWMv2 `intel_socfpga_agilex5_socdk` board configuration. Signed-off-by: Dmitrii Golovanov <dmitrii.golovanov@intel.com>pull/69687/head
9 changed files with 21 additions and 22 deletions
@ -1,7 +0,0 @@ |
|||||||
# Copyright (c) 2022 Intel Corporation |
|
||||||
# SPDX-License-Identifier: Apache-2.0 |
|
||||||
|
|
||||||
config BOARD_INTEL_SOCFPGA_AGILEX5_SOCDK |
|
||||||
bool "Intel SoC FPGA Development Kit (Agilex5)" |
|
||||||
select HAS_COVERAGE_SUPPORT |
|
||||||
depends on SOC_AGILEX5 |
|
@ -1,9 +0,0 @@ |
|||||||
# Copyright (c) 2022 Intel Corporation |
|
||||||
# SPDX-License-Identifier: Apache-2.0 |
|
||||||
|
|
||||||
config BOARD |
|
||||||
default "intel_socfpga_agilex5_socdk" |
|
||||||
depends on BOARD_INTEL_SOCFPGA_AGILEX5_SOCDK |
|
||||||
|
|
||||||
config MAX_THREAD_BYTES |
|
||||||
default 5 |
|
@ -0,0 +1,8 @@ |
|||||||
|
# Copyright (c) 2022-2024 Intel Corporation |
||||||
|
# SPDX-License-Identifier: Apache-2.0 |
||||||
|
|
||||||
|
config HAS_COVERAGE_SUPPORT |
||||||
|
default y |
||||||
|
|
||||||
|
config MAX_THREAD_BYTES |
||||||
|
default 5 |
@ -0,0 +1,7 @@ |
|||||||
|
# Copyright (c) 2022-2024 Intel Corporation |
||||||
|
# SPDX-License-Identifier: Apache-2.0 |
||||||
|
|
||||||
|
config BOARD_INTEL_SOCFPGA_AGILEX5_SOCDK |
||||||
|
select SOC_AGILEX5 |
||||||
|
help |
||||||
|
Intel SoC FPGA Development Kit (Agilex5) |
@ -0,0 +1,4 @@ |
|||||||
|
board: |
||||||
|
name: intel_socfpga_agilex5_socdk |
||||||
|
socs: |
||||||
|
- name: intel_socfpga_agilex5 |
@ -1,14 +1,10 @@ |
|||||||
# Copyright (c) 2023 Intel Corporation |
# Copyright (c) 2023-2024 Intel Corporation |
||||||
# SPDX-License-Identifier: Apache-2.0 |
# SPDX-License-Identifier: Apache-2.0 |
||||||
|
|
||||||
# The Zephyr build from this defconfig is expected to boot from |
# The Zephyr build from this defconfig is expected to boot from |
||||||
# Intel Arm Trusted Firmware (ATF). |
# Intel Arm Trusted Firmware (ATF). |
||||||
# Boot Flow is: ATF BL21 -> ATF BL31 -> Zephyr |
# Boot Flow is: ATF BL21 -> ATF BL31 -> Zephyr |
||||||
|
|
||||||
CONFIG_SOC_SERIES_AGILEX5=y |
|
||||||
CONFIG_SOC_AGILEX5=y |
|
||||||
CONFIG_BOARD_INTEL_SOCFPGA_AGILEX5_SOCDK=y |
|
||||||
|
|
||||||
# Compiler Options |
# Compiler Options |
||||||
CONFIG_FORTIFY_SOURCE_RUN_TIME=y |
CONFIG_FORTIFY_SOURCE_RUN_TIME=y |
||||||
|
|
Loading…
Reference in new issue