Primary Git Repository for the Zephyr Project. Zephyr is a new generation, scalable, optimized, secure RTOS for multiple hardware architectures.
You can not select more than 25 topics
Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.
|
# Copyright (C) 2023, Intel Corporation |
|
# SPDX-License-Identifier: Apache-2.0 |
|
|
|
config CLOCK_CONTROL_AGILEX5 |
|
bool "Agilex5 SoCFPGA clock control driver" |
|
default y |
|
depends on DT_HAS_INTEL_AGILEX5_CLOCK_ENABLED |
|
help |
|
This option enables the clock driver for Intel Agilex5 SoCFPGA SOC.
|
|
|
