Browse Source

boards: nrf54h20pdk_nrf54h20: use XIP for PPR

The amount of RAM owned by PPR core is quite limited, making it
difficult to fit many samples. Instead, use execution in place and
increase its code partition from 28K to 64K (as now it doesn't have to
match RAM size).

Signed-off-by: Gerard Marull-Paretas <gerard@teslabs.com>
pull/69522/head
Gerard Marull-Paretas 1 year ago committed by Carles Cufí
parent
commit
d1e59cf39f
  1. 2
      boards/arm/nrf54h20pdk_nrf54h20/nrf54h20pdk_nrf54h20-memory_map.dtsi
  2. 3
      boards/arm/nrf54h20pdk_nrf54h20/nrf54h20pdk_nrf54h20_cpuapp.dts
  3. 2
      boards/riscv/nrf54h20pdk_nrf54h20/nrf54h20pdk_nrf54h20_cpuppr_defconfig

2
boards/arm/nrf54h20pdk_nrf54h20/nrf54h20pdk_nrf54h20-memory_map.dtsi

@ -73,7 +73,7 @@ @@ -73,7 +73,7 @@
};
cpuppr_code_partition: partition@126000 {
reg = <0x126000 DT_SIZE_K(28)>;
reg = <0x126000 DT_SIZE_K(64)>;
};
};
};

3
boards/arm/nrf54h20pdk_nrf54h20/nrf54h20pdk_nrf54h20_cpuapp.dts

@ -98,8 +98,7 @@ @@ -98,8 +98,7 @@
};
&cpuppr_vpr {
source-memory = <&cpuppr_code_partition>;
execution-memory = <&cpuppr_ram3x_region>;
execution-memory = <&cpuppr_code_partition>;
};
&gpiote130 {

2
boards/riscv/nrf54h20pdk_nrf54h20/nrf54h20pdk_nrf54h20_cpuppr_defconfig

@ -6,7 +6,7 @@ CONFIG_SOC_NRF54H20=y @@ -6,7 +6,7 @@ CONFIG_SOC_NRF54H20=y
CONFIG_SOC_NRF54H20_ENGA_CPUPPR=y
CONFIG_BOARD_NRF54H20PDK_NRF54H20_CPUPPR=y
CONFIG_XIP=n
CONFIG_USE_DT_CODE_PARTITION=y
CONFIG_SERIAL=y

Loading…
Cancel
Save