zara
/
zephyr
mirror of https://github.com/zephyrproject-rtos/zephyr
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
Browse Source

soc: adi: Add the MAX78000 SoC 

This commit adds MAX78000 SoC
and dts files.

Signed-off-by: Yasin Ustuner <Yasin.Ustuner@analog.com>
pull/84405/head
Yasin Ustuner 7 months ago committed by Benjamin Cabé
parent
9030472e4e
commit
ab278c2419
6 changed files with 605 additions and 3 deletions
Whitespace
Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL
Split View
Diff Options
Show Stats Download Patch File Download Diff File
  1. 409
      dts/arm/adi/max32/max78000-pinctrl.dtsi
  2. 164
      dts/arm/adi/max32/max78000.dtsi
  3. 5
      soc/adi/max32/Kconfig
  4. 14
      soc/adi/max32/Kconfig.defconfig.max78000
  5. 11
      soc/adi/max32/Kconfig.soc
  6. 5
      soc/adi/max32/soc.yml

409
dts/arm/adi/max32/max78000-pinctrl.dtsi
Unescape View File

@ -0,0 +1,409 @@ @@ -0,0 +1,409 @@
/*
* Copyright (c) 2025 Analog Devices, Inc.
*
* SPDX-License-Identifier: Apache-2.0
*/
#include <zephyr/dt-bindings/pinctrl/max32-pinctrl.h>
/ {
soc {
pinctrl: pin-controller@40008000 {
/omit-if-no-ref/ uart0a_rx_p0_0: uart0a_rx_p0_0 {
pinmux = <MAX32_PINMUX(0, 0, AF1)>;
};
/omit-if-no-ref/ uart0a_tx_p0_1: uart0a_tx_p0_1 {
pinmux = <MAX32_PINMUX(0, 1, AF1)>;
};
/omit-if-no-ref/ tmr0a_ioa_p0_2: tmr0a_ioa_p0_2 {
pinmux = <MAX32_PINMUX(0, 2, AF1)>;
};
/omit-if-no-ref/ uart0b_cts_p0_2: uart0b_cts_p0_2 {
pinmux = <MAX32_PINMUX(0, 2, AF2)>;
};
/omit-if-no-ref/ ext_clk_p0_3: ext_clk_p0_3 {
pinmux = <MAX32_PINMUX(0, 3, AF1)>;
};
/omit-if-no-ref/ tmr0a_iob_p0_3: tmr0a_iob_p0_3 {
pinmux = <MAX32_PINMUX(0, 3, AF1)>;
};
/omit-if-no-ref/ uart0b_rts_p0_3: uart0b_rts_p0_3 {
pinmux = <MAX32_PINMUX(0, 3, AF2)>;
};
/omit-if-no-ref/ spi0_ss0_p0_4: spi0_ss0_p0_4 {
pinmux = <MAX32_PINMUX(0, 4, AF1)>;
};
/omit-if-no-ref/ tmr0b_ioan_p0_4: tmr0b_ioan_p0_4 {
pinmux = <MAX32_PINMUX(0, 4, AF2)>;
};
/omit-if-no-ref/ spi0_mosi_p0_5: spi0_mosi_p0_5 {
pinmux = <MAX32_PINMUX(0, 5, AF1)>;
};
/omit-if-no-ref/ tmr0b_iobn_p0_5: tmr0b_iobn_p0_5 {
pinmux = <MAX32_PINMUX(0, 5, AF2)>;
};
/omit-if-no-ref/ spi0_miso_p0_6: spi0_miso_p0_6 {
pinmux = <MAX32_PINMUX(0, 6, AF1)>;
};
/omit-if-no-ref/ owm_io_p0_6: owm_io_p0_6 {
pinmux = <MAX32_PINMUX(0, 6, AF2)>;
};
/omit-if-no-ref/ spi0_sck_p0_7: spi0_sck_p0_7 {
pinmux = <MAX32_PINMUX(0, 7, AF1)>;
};
/omit-if-no-ref/ owm_pe_p0_7: owm_pe_p0_7 {
pinmux = <MAX32_PINMUX(0, 7, AF2)>;
};
/omit-if-no-ref/ spi0_sdio2_p0_8: spi0_sdio2_p0_8 {
pinmux = <MAX32_PINMUX(0, 8, AF1)>;
};
/omit-if-no-ref/ tmr0b_ioa_p0_8: tmr0b_ioa_p0_8 {
pinmux = <MAX32_PINMUX(0, 8, AF2)>;
};
/omit-if-no-ref/ spi0_sdio3_p0_9: spi0_sdio3_p0_9 {
pinmux = <MAX32_PINMUX(0, 9, AF1)>;
};
/omit-if-no-ref/ tmr0b_iob_p0_9: tmr0b_iob_p0_9 {
pinmux = <MAX32_PINMUX(0, 9, AF2)>;
};
/omit-if-no-ref/ i2c0_scl_p0_10: i2c0_scl_p0_10 {
pinmux = <MAX32_PINMUX(0, 10, AF1)>;
};
/omit-if-no-ref/ spi0_ss2_p0_10: spi0_ss2_p0_10 {
pinmux = <MAX32_PINMUX(0, 10, AF2)>;
};
/omit-if-no-ref/ i2c0_sda_p0_11: i2c0_sda_p0_11 {
pinmux = <MAX32_PINMUX(0, 11, AF1)>;
};
/omit-if-no-ref/ spi0_ss1_p0_11: spi0_ss1_p0_11 {
pinmux = <MAX32_PINMUX(0, 11, AF2)>;
};
/omit-if-no-ref/ uart1_rx_p0_12: uart1_rx_p0_12 {
pinmux = <MAX32_PINMUX(0, 12, AF1)>;
};
/omit-if-no-ref/ tmr1b_ioan_p0_12: tmr1b_ioan_p0_12 {
pinmux = <MAX32_PINMUX(0, 12, AF2)>;
};
/omit-if-no-ref/ uart1_tx_p0_13: uart1_tx_p0_13 {
pinmux = <MAX32_PINMUX(0, 13, AF1)>;
};
/omit-if-no-ref/ tmr1b_iobn_p0_13: tmr1b_iobn_p0_13 {
pinmux = <MAX32_PINMUX(0, 13, AF2)>;
};
/omit-if-no-ref/ tmr1a_ioa_p0_14: tmr1a_ioa_p0_14 {
pinmux = <MAX32_PINMUX(0, 14, AF1)>;
};
/omit-if-no-ref/ i2s_clkext_p0_14: i2s_clkext_p0_14 {
pinmux = <MAX32_PINMUX(0, 14, AF2)>;
};
/omit-if-no-ref/ tmr1a_iob_p0_15: tmr1a_iob_p0_15 {
pinmux = <MAX32_PINMUX(0, 15, AF1)>;
};
/omit-if-no-ref/ pcif_vsync_p0_15: pcif_vsync_p0_15 {
pinmux = <MAX32_PINMUX(0, 15, AF2)>;
};
/omit-if-no-ref/ i2c1_scl_p0_16: i2c1_scl_p0_16 {
pinmux = <MAX32_PINMUX(0, 16, AF1)>;
};
/omit-if-no-ref/ pt2_p0_16: pt2_p0_16 {
pinmux = <MAX32_PINMUX(0, 16, AF2)>;
};
/omit-if-no-ref/ i2c1_sda_p0_17: i2c1_sda_p0_17 {
pinmux = <MAX32_PINMUX(0, 17, AF1)>;
};
/omit-if-no-ref/ pt3_p0_17: pt3_p0_17 {
pinmux = <MAX32_PINMUX(0, 17, AF2)>;
};
/omit-if-no-ref/ pt0_p0_18: pt0_p0_18 {
pinmux = <MAX32_PINMUX(0, 18, AF1)>;
};
/omit-if-no-ref/ owm_io_p0_18: owm_io_p0_18 {
pinmux = <MAX32_PINMUX(0, 18, AF2)>;
};
/omit-if-no-ref/ pt1_p0_19: pt1_p0_19 {
pinmux = <MAX32_PINMUX(0, 19, AF1)>;
};
/omit-if-no-ref/ owm_pe_p0_19: owm_pe_p0_19 {
pinmux = <MAX32_PINMUX(0, 19, AF2)>;
};
/omit-if-no-ref/ spi1_ss0_p0_20: spi1_ss0_p0_20 {
pinmux = <MAX32_PINMUX(0, 20, AF1)>;
};
/omit-if-no-ref/ pcif_d0_p0_20: pcif_d0_p0_20 {
pinmux = <MAX32_PINMUX(0, 20, AF2)>;
};
/omit-if-no-ref/ spi1_mosi_p0_21: spi1_mosi_p0_21 {
pinmux = <MAX32_PINMUX(0, 21, AF1)>;
};
/omit-if-no-ref/ pcif_d1_p0_21: pcif_d1_p0_21 {
pinmux = <MAX32_PINMUX(0, 21, AF2)>;
};
/omit-if-no-ref/ spi1_miso_p0_22: spi1_miso_p0_22 {
pinmux = <MAX32_PINMUX(0, 22, AF1)>;
};
/omit-if-no-ref/ pcif_d2_p0_22: pcif_d2_p0_22 {
pinmux = <MAX32_PINMUX(0, 22, AF2)>;
};
/omit-if-no-ref/ spi1_sck_p0_23: spi1_sck_p0_23 {
pinmux = <MAX32_PINMUX(0, 23, AF1)>;
};
/omit-if-no-ref/ pcif_d3_p0_23: pcif_d3_p0_23 {
pinmux = <MAX32_PINMUX(0, 23, AF2)>;
};
/omit-if-no-ref/ spi1_sdio2_p0_24: spi1_sdio2_p0_24 {
pinmux = <MAX32_PINMUX(0, 24, AF1)>;
};
/omit-if-no-ref/ pcif_d4_p0_24: pcif_d4_p0_24 {
pinmux = <MAX32_PINMUX(0, 24, AF2)>;
};
/omit-if-no-ref/ spi1_sdio3_p0_25: spi1_sdio3_p0_25 {
pinmux = <MAX32_PINMUX(0, 25, AF1)>;
};
/omit-if-no-ref/ pcif_d5_p0_25: pcif_d5_p0_25 {
pinmux = <MAX32_PINMUX(0, 25, AF2)>;
};
/omit-if-no-ref/ tmr2_ioa_p0_26: tmr2_ioa_p0_26 {
pinmux = <MAX32_PINMUX(0, 26, AF1)>;
};
/omit-if-no-ref/ pcif_d6_p0_26: pcif_d6_p0_26 {
pinmux = <MAX32_PINMUX(0, 26, AF2)>;
};
/omit-if-no-ref/ tmr2_iob_p0_27: tmr2_iob_p0_27 {
pinmux = <MAX32_PINMUX(0, 27, AF1)>;
};
/omit-if-no-ref/ pcif_d7_p0_27: pcif_d7_p0_27 {
pinmux = <MAX32_PINMUX(0, 27, AF2)>;
};
/omit-if-no-ref/ swdio_p0_28: swdio_p0_28 {
pinmux = <MAX32_PINMUX(0, 28, AF1)>;
};
/omit-if-no-ref/ swclk_p0_29: swclk_p0_29 {
pinmux = <MAX32_PINMUX(0, 29, AF1)>;
};
/omit-if-no-ref/ i2c2_scl_p0_30: i2c2_scl_p0_30 {
pinmux = <MAX32_PINMUX(0, 30, AF1)>;
};
/omit-if-no-ref/ pcif_d8_p0_30: pcif_d8_p0_30 {
pinmux = <MAX32_PINMUX(0, 30, AF2)>;
};
/omit-if-no-ref/ i2c2_sda_p0_31: i2c2_sda_p0_31 {
pinmux = <MAX32_PINMUX(0, 31, AF1)>;
};
/omit-if-no-ref/ pcif_d9_p0_31: pcif_d9_p0_31 {
pinmux = <MAX32_PINMUX(0, 31, AF2)>;
};
/omit-if-no-ref/ uart2_rx_p1_0: uart2_rx_p1_0 {
pinmux = <MAX32_PINMUX(1, 0, AF1)>;
};
/omit-if-no-ref/ rv_tck_p1_0: rv_tck_p1_0 {
pinmux = <MAX32_PINMUX(1, 0, AF2)>;
};
/omit-if-no-ref/ uart2_tx_p1_1: uart2_tx_p1_1 {
pinmux = <MAX32_PINMUX(1, 1, AF1)>;
};
/omit-if-no-ref/ rv_tms_p1_1: rv_tms_p1_1 {
pinmux = <MAX32_PINMUX(1, 1, AF2)>;
};
/omit-if-no-ref/ i2s_sck_p1_2: i2s_sck_p1_2 {
pinmux = <MAX32_PINMUX(1, 2, AF1)>;
};
/omit-if-no-ref/ rv_tdi_p1_2: rv_tdi_p1_2 {
pinmux = <MAX32_PINMUX(1, 2, AF2)>;
};
/omit-if-no-ref/ i2s_ws_p1_3: i2s_ws_p1_3 {
pinmux = <MAX32_PINMUX(1, 3, AF1)>;
};
/omit-if-no-ref/ rv_tdo_p1_3: rv_tdo_p1_3 {
pinmux = <MAX32_PINMUX(1, 3, AF2)>;
};
/omit-if-no-ref/ i2s_sdi_p1_4: i2s_sdi_p1_4 {
pinmux = <MAX32_PINMUX(1, 4, AF1)>;
};
/omit-if-no-ref/ tmr3b_ioa_p1_4: tmr3b_ioa_p1_4 {
pinmux = <MAX32_PINMUX(1, 4, AF2)>;
};
/omit-if-no-ref/ i2s_sdo_p1_5: i2s_sdo_p1_5 {
pinmux = <MAX32_PINMUX(1, 5, AF1)>;
};
/omit-if-no-ref/ tmr3b_iob_p1_5: tmr3b_iob_p1_5 {
pinmux = <MAX32_PINMUX(1, 5, AF2)>;
};
/omit-if-no-ref/ tmr3a_ioa_p1_6: tmr3a_ioa_p1_6 {
pinmux = <MAX32_PINMUX(1, 6, AF1)>;
};
/omit-if-no-ref/ pcif_d10_p1_6: pcif_d10_p1_6 {
pinmux = <MAX32_PINMUX(1, 6, AF2)>;
};
/omit-if-no-ref/ tmr3a_iob_p1_7: tmr3a_iob_p1_7 {
pinmux = <MAX32_PINMUX(1, 7, AF1)>;
};
/omit-if-no-ref/ pcif_d11_p1_7: pcif_d11_p1_7 {
pinmux = <MAX32_PINMUX(1, 7, AF2)>;
};
/omit-if-no-ref/ pcif_hsync_p1_8: pcif_hsync_p1_8 {
pinmux = <MAX32_PINMUX(1, 8, AF1)>;
};
/omit-if-no-ref/ rxev0_p1_8: rxev0_p1_8 {
pinmux = <MAX32_PINMUX(1, 8, AF2)>;
};
/omit-if-no-ref/ pcif_pclk_p1_9: pcif_pclk_p1_9 {
pinmux = <MAX32_PINMUX(1, 9, AF1)>;
};
/omit-if-no-ref/ txev0_p1_9: txev0_p1_9 {
pinmux = <MAX32_PINMUX(1, 9, AF2)>;
};
/omit-if-no-ref/ ain0_p2_0: ain0_p2_0 {
pinmux = <MAX32_PINMUX(2, 0, AF1)>;
};
/omit-if-no-ref/ ain1_p2_1: ain1_p2_1 {
pinmux = <MAX32_PINMUX(2, 1, AF1)>;
};
/omit-if-no-ref/ ain2_p2_2: ain2_p2_2 {
pinmux = <MAX32_PINMUX(2, 2, AF1)>;
};
/omit-if-no-ref/ ain3_p2_3: ain3_p2_3 {
pinmux = <MAX32_PINMUX(2, 3, AF1)>;
};
/omit-if-no-ref/ ain4_p2_4: ain4_p2_4 {
pinmux = <MAX32_PINMUX(2, 4, AF1)>;
};
/omit-if-no-ref/ lptmr0b_ioa_p2_4: lptmr0b_ioa_p2_4 {
pinmux = <MAX32_PINMUX(2, 4, AF2)>;
};
/omit-if-no-ref/ ain5_p2_5: ain5_p2_5 {
pinmux = <MAX32_PINMUX(2, 5, AF1)>;
};
/omit-if-no-ref/ lptmr1b_ioa_p2_5: lptmr1b_ioa_p2_5 {
pinmux = <MAX32_PINMUX(2, 5, AF2)>;
};
/omit-if-no-ref/ ain6_p2_6: ain6_p2_6 {
pinmux = <MAX32_PINMUX(2, 6, AF1)>;
};
/omit-if-no-ref/ lptmr0_clk_p2_6: lptmr0_clk_p2_6 {
pinmux = <MAX32_PINMUX(2, 6, AF1)>;
};
/omit-if-no-ref/ lpuartb_rx_p2_6: lpuartb_rx_p2_6 {
pinmux = <MAX32_PINMUX(2, 6, AF2)>;
};
/omit-if-no-ref/ ain7_p2_7: ain7_p2_7 {
pinmux = <MAX32_PINMUX(2, 7, AF1)>;
};
/omit-if-no-ref/ lptmr1_clk_p2_7: lptmr1_clk_p2_7 {
pinmux = <MAX32_PINMUX(2, 7, AF1)>;
};
/omit-if-no-ref/ lpuartb_tx_p2_7: lpuartb_tx_p2_7 {
pinmux = <MAX32_PINMUX(2, 7, AF2)>;
};
/omit-if-no-ref/ pdown_p3_0: pdown_p3_0 {
pinmux = <MAX32_PINMUX(3, 0, AF1)>;
};
/omit-if-no-ref/ wakeup_p3_0: wakeup_p3_0 {
pinmux = <MAX32_PINMUX(3, 0, AF2)>;
};
/omit-if-no-ref/ sqwout_p3_1: sqwout_p3_1 {
pinmux = <MAX32_PINMUX(3, 1, AF1)>;
};
/omit-if-no-ref/ wakeup_p3_1: wakeup_p3_1 {
pinmux = <MAX32_PINMUX(3, 1, AF2)>;
};
};
};
};

164
dts/arm/adi/max32/max78000.dtsi
Unescape View File

@ -0,0 +1,164 @@ @@ -0,0 +1,164 @@
/*
* Copyright (c) 2025 Analog Devices, Inc.
*
* SPDX-License-Identifier: Apache-2.0
*/
#include <arm/armv7-m.dtsi>
#include <adi/max32/max32xxx.dtsi>
#include <zephyr/dt-bindings/dma/max78000_dma.h>
&clk_ipo {
clock-frequency = <DT_FREQ_M(100)>;
};
&clk_inro {
clock-frequency = <DT_FREQ_K(30)>;
};
/delete-node/ &clk_erfo;
&pinctrl {
reg = <0x40008000 0x2200>;
gpio2: gpio@40080400 {
reg = <0x40080400 0x200>;
compatible = "adi,max32-gpio";
gpio-controller;
#gpio-cells = <2>;
interrupts = <26 0>;
clocks = <&gcr ADI_MAX32_CLOCK_BUS2 0>;
status = "disabled";
};
gpio3: gpio@40080600 {
reg = <0x40080600 0x200>; // Address and size are dummy.
compatible = "adi,max32-gpio";
gpio-controller;
#gpio-cells = <2>;
interrupts = <54 0>;
status = "disabled";
};
};
/* MAX78000 extra peripherals. */
/ {
soc {
sram1: memory@20008000 {
compatible = "mmio-sram";
reg = <0x20008000 DT_SIZE_K(32)>;
};
sram2: memory@20010000 {
compatible = "mmio-sram";
reg = <0x20010000 DT_SIZE_K(48)>;
};
sram3: memory@2001c000 {
compatible = "mmio-sram";
reg = <0x2001c000 DT_SIZE_K(16)>;
};
uart3: serial@40081400 {
compatible = "adi,max32-uart";
reg = <0x40081400 0x400>;
clocks = <&gcr ADI_MAX32_CLOCK_BUS2 4>;
clock-source = <ADI_MAX32_PRPH_CLK_SRC_IBRO>;
interrupts = <88 0>;
status = "disabled";
};
spi0: spi@400be000 {
compatible = "adi,max32-spi";
reg = <0x400be000 0x400>;
#address-cells = <1>;
#size-cells = <0>;
clocks = <&gcr ADI_MAX32_CLOCK_BUS1 16>;
interrupts = <56 0>;
status = "disabled";
};
spi1: spi@40046000 {
compatible = "adi,max32-spi";
reg = <0x40046000 0x2000>;
#address-cells = <1>;
#size-cells = <0>;
clocks = <&gcr ADI_MAX32_CLOCK_BUS0 6>;
interrupts = <16 0>;
status = "disabled";
};
dma0: dma@40028000 {
compatible = "adi,max32-dma";
reg = <0x40028000 0x1000>;
clocks = <&gcr ADI_MAX32_CLOCK_BUS0 5>;
interrupts = <28 0>, <29 0>, <30 0>, <31 0>;
dma-channels = <4>;
status = "disabled";
#dma-cells = <2>;
};
w1: w1@4003d000 {
compatible = "adi,max32-w1";
reg = <0x4003d000 0x1000>;
clocks = <&gcr ADI_MAX32_CLOCK_BUS1 13>;
interrupts = <67 0>;
status = "disabled";
};
wdt1: watchdog@40080800 {
compatible = "adi,max32-watchdog";
reg = <0x40080800 0x400>;
interrupts = <57 0>;
clocks = <&gcr ADI_MAX32_CLOCK_BUS2 1>;
clock-source = <ADI_MAX32_PRPH_CLK_SRC_PCLK>;
status = "disabled";
};
lptimer0: timer@40080c00 {
compatible = "adi,max32-timer";
reg = <0x40080c00 0x400>;
interrupts = <9 0>;
status = "disabled";
clocks = <&gcr ADI_MAX32_CLOCK_BUS2 2>;
clock-source = <ADI_MAX32_PRPH_CLK_SRC_IBRO>;
prescaler = <1>;
pwm {
compatible = "adi,max32-pwm";
status = "disabled";
pinctrl-0 = <&lptmr0b_ioa_p2_4>;
pinctrl-names = "default";
#pwm-cells = <3>;
};
counter {
compatible = "adi,max32-counter";
status = "disabled";
};
};
lptimer1: timer@40081000 {
compatible = "adi,max32-timer";
reg = <0x40081000 0x400>;
interrupts = <10 0>;
status = "disabled";
clocks = <&gcr ADI_MAX32_CLOCK_BUS2 3>;
clock-source = <ADI_MAX32_PRPH_CLK_SRC_IBRO>;
prescaler = <1>;
pwm {
compatible = "adi,max32-pwm";
status = "disabled";
pinctrl-0 = <&lptmr1b_ioa_p2_5>;
pinctrl-names = "default";
#pwm-cells = <3>;
};
counter {
compatible = "adi,max32-counter";
status = "disabled";
};
};
};
};

5
soc/adi/max32/Kconfig
Unescape View File

@ -1,6 +1,6 @@ @@ -1,6 +1,6 @@
# Analog Devices MAX32xxx MCU family
# Copyright (c) 2023-2024 Analog Devices, Inc.
# Copyright (c) 2023-2025 Analog Devices, Inc.
# SPDX-License-Identifier: Apache-2.0
config SOC_FAMILY_MAX32
@ -37,6 +37,9 @@ config SOC_MAX32680 @@ -37,6 +37,9 @@ config SOC_MAX32680
config SOC_MAX32690
select CPU_CORTEX_M4
config SOC_MAX78000_M4
select CPU_CORTEX_M4
config SOC_MAX78002_M4
select CPU_CORTEX_M4

14
soc/adi/max32/Kconfig.defconfig.max78000
Unescape View File

@ -0,0 +1,14 @@ @@ -0,0 +1,14 @@
# Analog Devices MAX78000 MCU
# Copyright (c) 2025 Analog Devices, Inc.
# SPDX-License-Identifier: Apache-2.0
if SOC_MAX78000
config SYS_CLOCK_HW_CYCLES_PER_SEC
default $(dt_node_int_prop_int,/clocks/clk_ipo,clock-frequency)
config NUM_IRQS
default 119
endif # SOC_MAX78000

11
soc/adi/max32/Kconfig.soc
Unescape View File

@ -1,6 +1,6 @@ @@ -1,6 +1,6 @@
# Analog Devices MAX32xxx MCU family
# Copyright (c) 2023-2024 Analog Devices, Inc.
# Copyright (c) 2023-2025 Analog Devices, Inc.
# SPDX-License-Identifier: Apache-2.0
config SOC_FAMILY_MAX32
@ -57,6 +57,14 @@ config SOC_MAX32690_M4 @@ -57,6 +57,14 @@ config SOC_MAX32690_M4
bool
select SOC_MAX32690
config SOC_MAX78000
bool
select SOC_FAMILY_MAX32
config SOC_MAX78000_M4
bool
select SOC_MAX78000
config SOC_MAX78002
bool
select SOC_FAMILY_MAX32
@ -74,4 +82,5 @@ config SOC @@ -74,4 +82,5 @@ config SOC
default "max32675" if SOC_MAX32675
default "max32680" if SOC_MAX32680
default "max32690" if SOC_MAX32690
default "max78000" if SOC_MAX78000
default "max78002" if SOC_MAX78002

5
soc/adi/max32/soc.yml
Unescape View File

@ -1,4 +1,4 @@ @@ -1,4 +1,4 @@
# Copyright (c) 2023-2024 Analog Devices, Inc.
# Copyright (c) 2023-2025 Analog Devices, Inc.
# SPDX-License-Identifier: Apache-2.0
family:
@ -20,6 +20,9 @@ family: @@ -20,6 +20,9 @@ family:
- name: max32690
cpuclusters:
- name: m4
- name: max78000
cpuclusters:
- name: m4
- name: max78002
cpuclusters:
- name: m4

Write Preview
Loading…
Cancel
Save