Browse Source

boards: gd32f350r_eval: convert to HWMv2

Convert the board to HWMv2.

Signed-off-by: Gerard Marull-Paretas <gerard@teslabs.com>
pull/69687/head
Gerard Marull-Paretas 2 years ago committed by Jamie McCrae
parent
commit
4bcb4b2ac8
  1. 6
      boards/arm/gd32f350r_eval/Kconfig.board
  2. 9
      boards/arm/gd32f350r_eval/Kconfig.defconfig
  3. 5
      boards/v2/gd/gd32f350r_eval/Kconfig.gd32f350r_eval
  4. 0
      boards/v2/gd/gd32f350r_eval/board.cmake
  5. 5
      boards/v2/gd/gd32f350r_eval/board.yml
  6. 0
      boards/v2/gd/gd32f350r_eval/doc/img/gd32f350r_eval.webp
  7. 0
      boards/v2/gd/gd32f350r_eval/doc/index.rst
  8. 0
      boards/v2/gd/gd32f350r_eval/gd32f350r_eval-pinctrl.dtsi
  9. 0
      boards/v2/gd/gd32f350r_eval/gd32f350r_eval.dts
  10. 0
      boards/v2/gd/gd32f350r_eval/gd32f350r_eval.yaml
  11. 5
      boards/v2/gd/gd32f350r_eval/gd32f350r_eval_defconfig
  12. 0
      boards/v2/gd/gd32f350r_eval/support/openocd.cfg

6
boards/arm/gd32f350r_eval/Kconfig.board

@ -1,6 +0,0 @@
# Copyright (c) 2021 BrainCo Inc.
# SPDX-License-Identifier: Apache-2.0
config BOARD_GD32F350R_EVAL
bool "GigaDevice GD32F350R Evaluation Kit"
depends on SOC_GD32F350

9
boards/arm/gd32f350r_eval/Kconfig.defconfig

@ -1,9 +0,0 @@
# Copyright (c) 2021 BrainCo Inc.
# SPDX-License-Identifier: Apache-2.0
if BOARD_GD32F350R_EVAL
config BOARD
default "gd32f350r_eval"
endif # BOARD_GD32F350R_EVAL

5
boards/v2/gd/gd32f350r_eval/Kconfig.gd32f350r_eval

@ -0,0 +1,5 @@
# Copyright (c) 2024 Nordic Semiconductor ASA
# SPDX-License-Identifier: Apache-2.0
config BOARD_GD32F350R_EVAL
select SOC_GD32F350

0
boards/arm/gd32f350r_eval/board.cmake → boards/v2/gd/gd32f350r_eval/board.cmake

5
boards/v2/gd/gd32f350r_eval/board.yml

@ -0,0 +1,5 @@
board:
name: gd32f350r_eval
vendor: GigaDevice Semiconductor
socs:
- name: gd32f350

0
boards/arm/gd32f350r_eval/doc/img/gd32f350r_eval.webp → boards/v2/gd/gd32f350r_eval/doc/img/gd32f350r_eval.webp

Before

Width:  |  Height:  |  Size: 75 KiB

After

Width:  |  Height:  |  Size: 75 KiB

0
boards/arm/gd32f350r_eval/doc/index.rst → boards/v2/gd/gd32f350r_eval/doc/index.rst

0
boards/arm/gd32f350r_eval/gd32f350r_eval-pinctrl.dtsi → boards/v2/gd/gd32f350r_eval/gd32f350r_eval-pinctrl.dtsi

0
boards/arm/gd32f350r_eval/gd32f350r_eval.dts → boards/v2/gd/gd32f350r_eval/gd32f350r_eval.dts

0
boards/arm/gd32f350r_eval/gd32f350r_eval.yaml → boards/v2/gd/gd32f350r_eval/gd32f350r_eval.yaml

5
boards/arm/gd32f350r_eval/gd32f350r_eval_defconfig → boards/v2/gd/gd32f350r_eval/gd32f350r_eval_defconfig

@ -1,11 +1,6 @@
# Copyright (c) 2021 BrainCo Inc. # Copyright (c) 2021 BrainCo Inc.
# SPDX-License-Identifier: Apache-2.0 # SPDX-License-Identifier: Apache-2.0
CONFIG_SOC_SERIES_GD32F3X0=y
CONFIG_SOC_GD32F350=y
CONFIG_BOARD_GD32F350R_EVAL=y
CONFIG_CONSOLE=y CONFIG_CONSOLE=y
CONFIG_UART_CONSOLE=y CONFIG_UART_CONSOLE=y
CONFIG_SERIAL=y CONFIG_SERIAL=y

0
boards/arm/gd32f350r_eval/support/openocd.cfg → boards/v2/gd/gd32f350r_eval/support/openocd.cfg

Loading…
Cancel
Save