zara
/
TangNano-20K-example
1
0
Fork 0
Code Issues Pull Requests Projects Releases Wiki Activity
Browse Source

remove error

pull/1/head
wonderfullook 2 years ago
parent
09f2f1154c
commit
43ec8e14b0
8 changed files with 69 additions and 60 deletions
Whitespace
Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL
Split View
Diff Options
Show Stats Download Patch File Download Diff File
  1. 27
      rgb_lcd/lcd_480_272/color_bar/impl/project_process_config.json
  2. 6
      rgb_lcd/lcd_480_272/color_bar/src/lcd_timing.v
  3. 4
      rgb_lcd/lcd_480_272/color_bar/src/tang_nano_20K_LCD.cst
  4. 4
      rgb_lcd/lcd_480_272/color_bar/src/top.v
  5. 27
      rgb_lcd/lcd_800_400/color_bar/impl/project_process_config.json
  6. 4
      rgb_lcd/lcd_800_400/color_bar/src/TOP.v
  7. 41
      rgb_lcd/lcd_800_400/color_bar/src/Tang_nano_20K_LCD.cst
  8. 16
      rgb_lcd/lcd_800_400/color_bar/src/VGAMod.v

27
rgb_lcd/lcd_480_272/color_bar/impl/project_process_config.json
Unescape View File

@ -2,16 +2,28 @@ @@ -2,16 +2,28 @@
"Allow_Duplicate_Modules" : false,
"Annotated_Properties_for_Analyst" : true,
"BACKGROUND_PROGRAMMING" : "off",
"CMSER" : false,
"CMSER_CHECKSUM" : false,
"CMSER_MODE" : "auto",
"COMPRESS" : false,
"CPU" : false,
"CRC_CHECK" : true,
"Clock_Conversion" : true,
"Clock_Route_Order" : 0,
"Correct_Hold_Violation" : true,
"DONE" : false,
"DOWNLOAD_SPEED" : "default",
"Default_Enum_Encoding" : "default",
"Disable_Insert_Pad" : false,
"ENABLE_MERGE_MODE" : false,
"ENCRYPTION_KEY" : false,
"ENCRYPTION_KEY_TEXT" : "00000000000000000000000000000000",
"ERROR_DECTION_AND_CORRECTION" : false,
"ERROR_DECTION_ONLY" : false,
"ERROR_INJECTION" : false,
"EXTERNAL_MASTER_CONFIG_CLOCK" : false,
"FORMAT" : "txt",
"FREQUENCY_DIVIDER" : "",
"FSM Compiler" : true,
"Fanout_Guide" : 10000,
"Frequency" : "Auto",
@ -35,9 +47,18 @@ @@ -35,9 +47,18 @@
"JTAG" : false,
"MODE_IO" : false,
"MSPI" : true,
"MSPI_JUMP" : false,
"MULTIBOOT_ADDRESS_WIDTH" : "24",
"MULTIBOOT_MODE" : "Normal",
"MULTIBOOT_SPI_FLASH_ADDRESS" : "00000000",
"MULTIJUMP_ADDRESS_WIDTH" : "24",
"MULTIJUMP_MODE" : "Normal",
"MULTIJUMP_SPI_FLASH_ADDRESS" : "000000",
"Multi_Boot" : true,
"Multiple_File_Compilation_Unit" : true,
"Number_of_Critical_Paths" : "",
"Number_of_Start/End_Points" : "",
"OSC_DIVIDER" : "8",
"OUTPUT_BASE_NAME" : "Tang_nano_20K_LCD",
"POWER_ON_RESET_MONITOR" : true,
"PRINT_BSRAM_VALUE" : true,
@ -62,8 +83,8 @@ @@ -62,8 +83,8 @@
"Run_Timing_Driven" : true,
"SECURE_MODE" : false,
"SECURITY_BIT" : true,
"SPI_FLASH_ADDR" : "00000000",
"SSPI" : true,
"STOP_CMSER" : false,
"Show_All_Warnings" : false,
"Synthesis On/Off Implemented as Translate On/Off" : false,
"Synthesize_tool" : "GowinSyn",
@ -73,12 +94,12 @@ @@ -73,12 +94,12 @@
"Unused_Pin" : "As_input_tri_stated_with_pull_up",
"Update_Compile_Point_Timing_Data" : false,
"Use_Clock_Period_for_Unconstrainted IO" : false,
"Use_SCF" : false,
"VCCAUX" : 3.3,
"VCCX" : "3.3",
"VHDL_Standard" : "VHDL_Std_1993",
"Verilog_Standard" : "Vlg_Std_Sysv2017",
"WAKE_UP" : "0",
"Write_Vendor_Constraint_File" : true,
"dsp_balance" : false,
"show_all_warnings" : false,
"turn_off_bg" : false
}

6
rgb_lcd/lcd_480_272/color_bar/src/lcd_timing.v
Unescape View File

@ -4,8 +4,6 @@ module lcd_timing @@ -4,8 +4,6 @@ module lcd_timing
input nRST,
output LCD_DE,
output LCD_HSYNC,
output LCD_VSYNC,
output [4:0] LCD_B,
output [5:0] LCD_G,
@ -51,10 +49,6 @@ module lcd_timing @@ -51,10 +49,6 @@ module lcd_timing
end
// SYNC-DE MODE
assign LCD_HSYNC = H_PixelCount <= (PixelForHS-H_FrontPorch) ? 1'b0 : 1'b1;
assign LCD_VSYNC = V_PixelCount <= (PixelForVS-0) ? 1'b0 : 1'b1;
assign LCD_DE = ( H_PixelCount >= H_BackPorch ) && ( H_PixelCount <= H_Pixel_Valid + H_BackPorch ) &&
( V_PixelCount >= V_BackPorch ) && ( V_PixelCount <= V_Pixel_Valid + V_BackPorch ) && PixelClk;

4
rgb_lcd/lcd_480_272/color_bar/src/tang_nano_20K_LCD.cst
Unescape View File

@ -33,10 +33,6 @@ IO_LOC "LCD_R[0]" 42; @@ -33,10 +33,6 @@ IO_LOC "LCD_R[0]" 42;
IO_PORT "LCD_R[0]" IO_TYPE=LVCMOS33 PULL_MODE=UP DRIVE=24;
IO_LOC "LCD_DEN" 48;
IO_PORT "LCD_DEN" IO_TYPE=LVCMOS33 PULL_MODE=UP DRIVE=24;
IO_LOC "LCD_SYNC" 25;
IO_PORT "LCD_SYNC" IO_TYPE=LVCMOS33 PULL_MODE=UP DRIVE=24;
IO_LOC "LCD_HYNC" 26;
IO_PORT "LCD_HYNC" IO_TYPE=LVCMOS33 PULL_MODE=UP DRIVE=24;
IO_LOC "LCD_CLK" 77;
IO_PORT "LCD_CLK" IO_TYPE=LVCMOS33 PULL_MODE=UP DRIVE=24;
IO_LOC "XTAL_IN" 4;

4
rgb_lcd/lcd_480_272/color_bar/src/top.v
Unescape View File

@ -5,8 +5,6 @@ module TOP @@ -5,8 +5,6 @@ module TOP
input XTAL_IN,
output LCD_CLK,
output LCD_HYNC,
output LCD_SYNC,
output LCD_DEN,
output [4:0] LCD_R,
output [5:0] LCD_G,
@ -23,8 +21,6 @@ module TOP @@ -23,8 +21,6 @@ module TOP
.nRST ( !Reset_Button),
.LCD_DE ( LCD_DEN ),
.LCD_HSYNC ( LCD_HYNC ),
.LCD_VSYNC ( LCD_SYNC ),
.LCD_B ( LCD_B ),
.LCD_G ( LCD_G ),

27
rgb_lcd/lcd_800_400/color_bar/impl/project_process_config.json
Unescape View File

@ -2,16 +2,28 @@ @@ -2,16 +2,28 @@
"Allow_Duplicate_Modules" : false,
"Annotated_Properties_for_Analyst" : true,
"BACKGROUND_PROGRAMMING" : "off",
"CMSER" : false,
"CMSER_CHECKSUM" : false,
"CMSER_MODE" : "auto",
"COMPRESS" : false,
"CPU" : false,
"CRC_CHECK" : true,
"Clock_Conversion" : true,
"Clock_Route_Order" : 0,
"Correct_Hold_Violation" : true,
"DONE" : false,
"DOWNLOAD_SPEED" : "250/20",
"Default_Enum_Encoding" : "default",
"Disable_Insert_Pad" : false,
"ENABLE_MERGE_MODE" : false,
"ENCRYPTION_KEY" : false,
"ENCRYPTION_KEY_TEXT" : "00000000000000000000000000000000",
"ERROR_DECTION_AND_CORRECTION" : false,
"ERROR_DECTION_ONLY" : false,
"ERROR_INJECTION" : false,
"EXTERNAL_MASTER_CONFIG_CLOCK" : false,
"FORMAT" : "txt",
"FREQUENCY_DIVIDER" : "",
"FSM Compiler" : true,
"Fanout_Guide" : 10000,
"Frequency" : "Auto",
@ -35,9 +47,18 @@ @@ -35,9 +47,18 @@
"JTAG" : false,
"MODE_IO" : false,
"MSPI" : true,
"MSPI_JUMP" : false,
"MULTIBOOT_ADDRESS_WIDTH" : "24",
"MULTIBOOT_MODE" : "Normal",
"MULTIBOOT_SPI_FLASH_ADDRESS" : "00000000",
"MULTIJUMP_ADDRESS_WIDTH" : "24",
"MULTIJUMP_MODE" : "Normal",
"MULTIJUMP_SPI_FLASH_ADDRESS" : "000000",
"Multi_Boot" : true,
"Multiple_File_Compilation_Unit" : true,
"Number_of_Critical_Paths" : "",
"Number_of_Start/End_Points" : "",
"OSC_DIVIDER" : "8",
"OUTPUT_BASE_NAME" : "Tang_Nano_20K_LCD",
"POWER_ON_RESET_MONITOR" : true,
"PRINT_BSRAM_VALUE" : true,
@ -62,8 +83,8 @@ @@ -62,8 +83,8 @@
"Run_Timing_Driven" : true,
"SECURE_MODE" : false,
"SECURITY_BIT" : true,
"SPI_FLASH_ADDR" : "00000000",
"SSPI" : true,
"STOP_CMSER" : false,
"Show_All_Warnings" : false,
"Synthesis On/Off Implemented as Translate On/Off" : false,
"Synthesize_tool" : "GowinSyn",
@ -73,12 +94,12 @@ @@ -73,12 +94,12 @@
"Unused_Pin" : "As_input_tri_stated_with_pull_up",
"Update_Compile_Point_Timing_Data" : false,
"Use_Clock_Period_for_Unconstrainted IO" : false,
"Use_SCF" : false,
"VCCAUX" : 3.3,
"VCCX" : "3.3",
"VHDL_Standard" : "VHDL_Std_1993",
"Verilog_Standard" : "Vlg_Std_Sysv2017",
"WAKE_UP" : "0",
"Write_Vendor_Constraint_File" : true,
"dsp_balance" : false,
"show_all_warnings" : false,
"turn_off_bg" : false
}

4
rgb_lcd/lcd_800_400/color_bar/src/TOP.v
Unescape View File

@ -2,8 +2,6 @@ module TOP ( @@ -2,8 +2,6 @@ module TOP (
input Reset_Button,
input XTAL_IN,
output LCD_CLK,
output LCD_HYNC,
output LCD_SYNC,
output LCD_DEN,
output [4:0] LCD_R,
output [5:0] LCD_G,
@ -23,8 +21,6 @@ VGAMod VGAMod_inst @@ -23,8 +21,6 @@ VGAMod VGAMod_inst
.PixelClk ( CLK_PIX ),
.LCD_DE ( LCD_DEN ),
.LCD_HSYNC ( LCD_HYNC ),
.LCD_VSYNC ( LCD_SYNC ),
.LCD_B ( LCD_B ),
.LCD_G ( LCD_G ),

41
rgb_lcd/lcd_800_400/color_bar/src/Tang_nano_20K_LCD.cst
Unescape View File

@ -1,43 +1,40 @@ @@ -1,43 +1,40 @@
IO_LOC "LCD_B[4]" 27;
IO_PORT "LCD_B[4]" IO_TYPE=LVCMOS33;
IO_PORT "LCD_B[4]" IO_TYPE=LVCMOS33 PULL_MODE=UP DRIVE=24;
IO_LOC "LCD_B[3]" 28;
IO_PORT "LCD_B[3]" IO_TYPE=LVCMOS33;
IO_PORT "LCD_B[3]" IO_TYPE=LVCMOS33 PULL_MODE=UP DRIVE=24;
IO_LOC "LCD_B[2]" 29;
IO_PORT "LCD_B[2]" IO_TYPE=LVCMOS33;
IO_PORT "LCD_B[2]" IO_TYPE=LVCMOS33 PULL_MODE=UP DRIVE=24;
IO_LOC "LCD_B[1]" 30;
IO_PORT "LCD_B[1]" IO_TYPE=LVCMOS33;
IO_PORT "LCD_B[1]" IO_TYPE=LVCMOS33 PULL_MODE=UP DRIVE=24;
IO_LOC "LCD_B[0]" 31;
IO_PORT "LCD_B[0]" IO_TYPE=LVCMOS33;
IO_PORT "LCD_B[0]" IO_TYPE=LVCMOS33 PULL_MODE=UP DRIVE=24;
IO_LOC "LCD_G[5]" 32;
IO_PORT "LCD_G[5]" IO_TYPE=LVCMOS33;
IO_PORT "LCD_G[5]" IO_TYPE=LVCMOS33 PULL_MODE=UP DRIVE=24;
IO_LOC "LCD_G[4]" 33;
IO_PORT "LCD_G[4]" IO_TYPE=LVCMOS33;
IO_PORT "LCD_G[4]" IO_TYPE=LVCMOS33 PULL_MODE=UP DRIVE=24;
IO_LOC "LCD_G[3]" 34;
IO_PORT "LCD_G[3]" IO_TYPE=LVCMOS33;
IO_PORT "LCD_G[3]" IO_TYPE=LVCMOS33 PULL_MODE=UP DRIVE=24;
IO_LOC "LCD_G[2]" 35;
IO_PORT "LCD_G[2]" IO_TYPE=LVCMOS33;
IO_PORT "LCD_G[2]" IO_TYPE=LVCMOS33 PULL_MODE=UP DRIVE=24;
IO_LOC "LCD_G[1]" 36;
IO_PORT "LCD_G[1]" IO_TYPE=LVCMOS33;
IO_PORT "LCD_G[1]" IO_TYPE=LVCMOS33 PULL_MODE=UP DRIVE=24;
IO_LOC "LCD_G[0]" 37;
IO_PORT "LCD_G[0]" IO_TYPE=LVCMOS33;
IO_PORT "LCD_G[0]" IO_TYPE=LVCMOS33 PULL_MODE=UP DRIVE=24;
IO_LOC "LCD_R[4]" 38;
IO_PORT "LCD_R[4]" IO_TYPE=LVCMOS33;
IO_PORT "LCD_R[4]" IO_TYPE=LVCMOS33 PULL_MODE=UP DRIVE=24;
IO_LOC "LCD_R[3]" 39;
IO_PORT "LCD_R[3]" IO_TYPE=LVCMOS33;
IO_PORT "LCD_R[3]" IO_TYPE=LVCMOS33 PULL_MODE=UP DRIVE=24;
IO_LOC "LCD_R[2]" 40;
IO_PORT "LCD_R[2]" IO_TYPE=LVCMOS33;
IO_PORT "LCD_R[2]" IO_TYPE=LVCMOS33 PULL_MODE=UP DRIVE=24;
IO_LOC "LCD_R[1]" 41;
IO_PORT "LCD_R[1]" IO_TYPE=LVCMOS33;
IO_PORT "LCD_R[1]" IO_TYPE=LVCMOS33 PULL_MODE=UP DRIVE=24;
IO_LOC "LCD_R[0]" 42;
IO_PORT "LCD_R[0]" IO_TYPE=LVCMOS33;
IO_PORT "LCD_R[0]" IO_TYPE=LVCMOS33 PULL_MODE=UP DRIVE=24;
IO_LOC "LCD_DEN" 48;
IO_PORT "LCD_DEN" IO_TYPE=LVCMOS33;
IO_LOC "LCD_SYNC" 25;
IO_PORT "LCD_SYNC" IO_TYPE=LVCMOS33;
IO_LOC "LCD_HYNC" 26;
IO_PORT "LCD_HYNC" IO_TYPE=LVCMOS33;
IO_PORT "LCD_DEN" IO_TYPE=LVCMOS33 PULL_MODE=UP DRIVE=24;
IO_LOC "LCD_CLK" 77;
IO_PORT "LCD_CLK" IO_TYPE=LVCMOS33;
IO_PORT "LCD_CLK" IO_TYPE=LVCMOS33 PULL_MODE=UP DRIVE=24;
IO_LOC "XTAL_IN" 4;
IO_PORT "XTAL_IN" PULL_MODE=NONE;
IO_LOC "Reset_Button" 88;
IO_PORT "Reset_Button" PULL_MODE=UP;

16
rgb_lcd/lcd_800_400/color_bar/src/VGAMod.v
Unescape View File

@ -5,8 +5,6 @@ module VGAMod @@ -5,8 +5,6 @@ module VGAMod
input PixelClk,
output LCD_DE,
output LCD_HSYNC,
output LCD_VSYNC,
output [4:0] LCD_B,
output [5:0] LCD_G,
@ -26,12 +24,8 @@ module VGAMod @@ -26,12 +24,8 @@ module VGAMod
localparam WidthPixel = 16'd800;
localparam H_FrontPorch= 16'd210;
parameter BarCount = 16; // RGB565
localparam Width_bar = WidthPixel / 16;
localparam Width_bar = WidthPixel / 16;
localparam PixelForHS = WidthPixel + H_BackPorch + H_FrontPorch;
localparam LineForVS = HightPixel + V_BackPorch + V_FrontPorch;
@ -51,13 +45,7 @@ module VGAMod @@ -51,13 +45,7 @@ module VGAMod
end
else
PixelCount <= PixelCount + 1'b1;
end
//注意这里HSYNC和VSYNC负极性
assign LCD_HSYNC = (( PixelCount >= H_Pluse)&&( PixelCount <= (PixelForHS-H_FrontPorch))) ? 1'b0 : 1'b1;
assign LCD_VSYNC = ((( LineCount >= V_Pluse )&&( LineCount <= (LineForVS-0) )) ) ? 1'b0 : 1'b1;
end
assign LCD_DE = ( ( PixelCount >= H_BackPorch )&&
( PixelCount <= PixelForHS-H_FrontPorch ) &&

Write Preview
Loading…
Cancel
Save